

17.01.2024

Revision History

Date	Rev. No.	Page	Summary
17.01.2025	0	ALL	FIRST ISSUE

Contents

1. Block Diagram	5
2. Outline Dimension	6
3. Input Terminal Pin Assignment	7
4. LCD Optical Characteristics	8
4.1 Optical Specification	8
5. Electrical Characteristics	11
5.1 Absolute Maximum Rating	11
5.2 DC Electrical Characteristics	11
5.3 LED Backlight Characteristics	12
6. AC Characteristics	14
6.1 Serial Interface Characteristics (3-Line Serial):	14
6.2. RGB Interface Characteristics:	15
6.3 Reset Input Timing:	16
7. RGB Interface	17
7.1 RGB Color Format	18
7.2 RGB Interface Definition	19
7.3 RGB Interface Mode Selection	20
7.4 RGB Interface Timing	20
8. LCD Module Out-Going Quality Level	22
8.1 VISUAL & FUNCTION INSPECTION STANDARD	22
8.1.1 Inspection Conditions	22
8.1.2 Definition	22
8.1.3 Sampling Plan	23
8.1.4 Criteria (Visual)	24
9. Reliability Test Result	28
10. Cautions and Handling Precautions	29
10.1 Handling and Operating the Module	29
10.2 Storage and Transportation.	29

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amo rphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, backlight unit. The resolution of a 2.47" TFT-LCD contains 480xRGBx480 Pixels and can display up to 65k/262k/16.7 Million colors.


* Features

General Information	Specification	Unit	Noto
Items	Main Panel	Unit	Note
Display Area (AA)	62.64 x 62.64 (2,4" Circle)	mm	-
Driver Element	TFT Active Matrix	-	-
Display Colors	16.7 Million	colors	-
Number of Pixels	480 x RGB x 480	dots	-
Pixel Arrangement	RGB 2 Domain Stripe	-	-
Pixel Pitch	0.1305 x 0.1305	mm	-
Viewing Angle	ALL	o'clock	-
Controller IC	ST7701S (Sitronix)	-	-
LCM Interface	3SPI + 16/18/24-BIT-RGB	-	-
Display Mode	IPS, Transmissive / Normally Black	-	-
Operating Temperature	-10°C ~ +60°C	°C	-
Storage Temperature	-30°C ~ +70°C	°C	-


* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Module Size	Horizontal(H)	-	69.19	-	mm	-
	Vertical(V)	-	71.74	-	mm	-
	Depth(D)	-		2.5	mm	-
Weight		-	22	-	g	-


1. Block Diagram



2. Outline Dimension



- LCM Interface:3SPI+16/18/24BIT RGB
- 5. VDD/VCI: 3. 3V (TYP.), IOVCC: 1. 65-3. 3V 6. OPERATING TEMP: -10° C TO 60° C
- STORAGE TEMP: -30° C TO 70° C 7. BACK LIGHT:LED WHITE, 6 LED, 40mA, 9.3±0.3V
- 8. RoHS COMPLIANT.



B/L Circuit

NO.	Pin Name
1	NC
2	NC
3	NC
4	NC
5	GND
6	GND
7	VCI
8	IOVCC
9	SDO
10	SDI
11	SCL
12	CS
13	RESET
14	DB23(R7)
15	DB22(R6)
16	DB21(R5)
17	DB20(R4)
18	DB19(R3)
19	DB18(R2)
20	DB17(R1)
21	DB16(R0)
22	DB15(G7)
23	DB14(G6)
24	DB13(G5)
25	DB12(G4)
26	DB11(G3)
27	DB10(G2)
28	DB9(G1)
29	DB8(G0)
30	DB7(B7)
31	DB6(B6)
32	DB5(B5)
33	DB4(B4)
34	DB3(B3)
35	DB2(B2)
36	DB1(B1)
37	DB0(B0)
38	DE
39	PCLK
40	HSYNC
41	VSYNC
42	NC
43	LEDK
44	NC
45	LEDA

3. Input Terminal Pin Assignment

NO	SYMBOL	DISCRIPTION	I/O
1	NC		
2	NC		
3	NC		
4	NC		
5	GND	Ground.	Р
6	GND	Ground.	Р
7	VCI	Supply voltage.	Р
8	IOVCC	I/O power supply voltage.	Р
9	SDO	SPI interface output pinThe data is output on the falling edge of the SCL signalIf not used, let this pin open.	0
10	SDI	Data lane in 1 data lane serial interface. The data is latched on the rising edge of the SCL signal.	I
11	SCL	This pin is used serial interface clock in 3-wire 9-bit serial data interface.	Ι
12	CS	Chip select input pin ("Low" enable).	Ι
13	RESET	Reset pin. Must be reset after power is supplie d.	I
14-37	DB23-DB0	24-bit parallel bi-directional data bus RGB interface mode Fix to GND level when not in use	I
38	DE	Data enable signal for RGB interface peration.	Ι
39	PCLK	Dot clock signal for RGB interface operation.	Ι
40	HSYNC	Line synchronizing signal for RGB interface operation.	I
41	VSYNC	Frame synchronizing signal for RGB interface operation.	Ι
42	NC		
43	LEDK	Cathode pin of backlight.	Р
44	NC		
45	LEDA	Anode pin of backlight.	Ρ

4. LCD Optical Characteristics

4.1 Optical Specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast Ratio		CR	Θ=0	800	1000			(1)(2)
Deserves	Rising		Normal					(1)(3)
Response	F - 111	$T_{R+}T_{F}$	Viewing			35	msec	
Time	Falling		Angle					
Color Gar	nut	S(%)		58	63		%	
		Wx		0.2560	0.2960	0.3360		CA-310
	White	W _Y		0.2899	0.3299	0.3699		test
	Red	Rx		0.5837	0.6237	0.6637		
Color Filter		R _Y		0.3038	0.3438	0.3838		
Chromacicity	Green	G _X		0.2825	0.3225	0.3625		
		G _Y		0.5497	0.5897	0.6297		
		B _x		0.1087	0.1487	0.1887		
	Blue	B _Y		0.0271	0.0671	0.1071		
		ΘL			85			(1)(4)
Viewing	Hor.	ΘR			85			
Angle		ΘU	CR>10		85]	
	Ver.	ΘD			85			
Option View D	irection			Free	e			


Measuring Condition

Measuring surrounding: dark room Ambient temperature: 25°C±2°C 15min. warm-up time.

Measuring Equipment


FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1): Definition of Viewing Angle :




Note (2): Definition of Contrast Ratio(CR): measured at the center point of panel

CR = Luminance with all pixels white Luminance with all pixels black



Note (3): Response Time

Note (4): Definition of optical measurement setup



5. Electrical Characteristics

5.1 Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	4.6	V	Note1
Digital Interface Supply Voltage	IOVCC	-0.3	4.6	V	Note1
Operating Temperature	T _{OP}	-10	+60	°C	-
Storage Temperature	Тѕт	-30	+70	°C	_

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.5	3.3	3.6	V	-
Digital Interface Supply Voltage	IOVCC	1.65	1.8	3.3	V	-
Normal Mode Current	IDD		15	30	mA	-
	Vін	0.7*iovcc		IOVCC	V	-
Level Input Voltage	VIL	GND		0.3*iovcc	V	-
	Vон	0.8*iovcc		IOVCC	V	-
Level Output Voltage	V _{OL}	GND		0.2*iovcc	V	-

5.3 LED Backlight Characteristics


ltem	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	lf		40		mA	
Forward Voltage	VF		9.3		V	
LCM Luminance	LV	430	480		cd/m2	Note3
LED Lifetime	Hr		50000		Hour	Note1,2
Uniformity	Avg	80			%	Note3

The backlight system is edge-lighting type with 6 chips LED


Note1:LED life time (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25°C±3°C, typical IL value indicated in the above table until the brightness becomes less than 50%.


Note2:The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA.


The constant current driving method is suggested.



BL Circuit








6. AC Characteristics

6.1 Serial Interface Characteristics (3-Line Serial):




3-Line Serial Interface Timing Characteristics

IOVCC=1.8V, VCI=2.8V, Ta=25°C

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{css}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{css}	Chip select setup time (read)	60		ns	
	T _{SCC}	Chip select hold time (read)	60		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66		ns	
	Т _{sнw}	SCL "H" pulse width (Write)	15		ns	
SCL	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
J SCL	T _{SCYCR}	Serial clock cycle (Read)	150		ns	
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	T _{SDH}	Data hold time	10		ns	

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.


6.2. RGB Interface Characteristics:



RGB Interface Timing Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC,	т	VOVNO LISYNO Sotur Timo	5		20	
VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	5	-	ns	
	T _{ENS}	Enable Setup Time	5	-	ns	
ENABLE	T _{ENH}	Enable Hold Time	5	-	ns	
	PWDH	DOTCLK High-level Pulse Width	15	-	ns	
DOTCLK	PWDL	DOTCLK Low-level Pulse Width	15	-	ns	
DOTCLK	T _{CYCD}	DOTCLK Cycle Time	33	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	15	ns	
DB	T _{PDS}	PD Data Setup Time	5	-	ns	
	T _{PDH}	PD Data Hold Time	5	-	ns	

6.3 Reset Input Timing:



Related Pins	Symbol	Symbol Parameter		МАХ	Unit
	TRW	Reset pulse duration	10	-	us
RESX	трт	People appeal	-	5 (Note 1, 5)	ms
	TRT Reset cancel	Reset cancel		120(Note 1, 6, 7)	ms

Reset Timing

Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to


registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.

4. Spike Rejection also applies during a valid reset pulse as shown below:



5. When Reset applied during Sleep In Mode.

6. When Reset applied during Sleep Out Mode.

7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for

120msec.

7. RGB Interface

The ST7701S support RGB interface Mode 1 and Mode 2. The interface signals as shown in table 6.3.1. The Mode 1 and Mode 2 function is select by setting in the Command 2, please reference application note. In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D[23:0]), when DE is high state. The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to ST7701S. In RGB Mode 2, back porch of Vsync is defined by VBP_HVRGB [7:0] of RGBCTR command. And back porch of Hsync is defined by HBP_HVRGB [7:0] of RGBCTR command. Front porch of Vsync are not setting by this mode.

RGB I/F Mode	PCLK	DE	VS	HS	DB[23:0]	Register for Blanking Porch setting
RGB Mode 1	Used	Used	Used	Used	Used	Not Used
RGB Mode 2	Used	Not Used	Used	Used	Used	Used

Symbol	Name Description		
PCLK	Pixel clock	Pixel clock for capturing pixels at display interface	
HS	Horizontal sync	Horizontal synchronization timing signal	
VS	Vertical sync	Vertical synchronization timing signal	
DE	Data enable	Data enable signal (assertion indicates valid pixels)	
DB[23:0]	Pixel data	Pixel data in 16-bit,18-bit and 24-bit format	

The Interface Signals of RGB Interface

7.1 RGB Color Format


ST7701S supports two kinds of RGB interface, DE mode (mode 1) and HV mode (mode 2), and 16bit/18bit and 24 bit data format. When DE mode is selected and the VSYNC, HSYNC, DOTCLK, DE, D[23:0] pins can be used; when HV mode is selected and the VSYNC, HSYNC, DOTCLK, D[23:0] pins can be used. When using RGB interface, only serial interface can be selected.

Pad name	24 bits configuration VIPF[3:0]=0111	18 bits cor VIPF[3:	16 bits configuration VIPF[3:0]=0101	
	1111[0:0]-0111	MDT=0	MDT=1	
DB[23]	R 7	Not used	Not used	Not used
DB[22]	R6	Not used	Not used	Not used
DB[21]	R5	R5	Not used	Not used
DB[20]	R4	R4	Not used	R4
DB[19]	R3	R3	Not used	R3
DB[18]	R2	R2	Not used	R2
DB[17]	R1	R1	R5	R1
DB[16]	R0	R0	R4	R0
DB[15]	G7	Not used	R3	Not used
DB[14]	G6	Not used	R2	Not used
DB[13]	G5	G5	R1	G5
DB[12]	G4	G4	Ro	G4
DB[11]	G3	G3	G5	G3
DB[10]	G2	G2	G4	G2
DB[09]	G1	G1	G3	G1
DB[08]	G0	G0	G2	G0
DB[07]	B7	Not used	G1	Not used
DB[06]	B6	Not used	G0	Not used
DB[05]	B5	B5	B5	Not used
DB[04]	B4	B4	B4	B4
DB[03]	B3	B3	B3	B3
DB[02]	B2	B2	B2	B2
DB[01]	B1	B1	B1	B1
DB[00]	BO	BO	BO	BO

The Interface Color Mapping of RGB Interface

7.2 RGB Interface Definition

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC, and DOTCLK signals. The data can be written only within the specified area with low power consumption by using window address function. The back porch and front porch are used to set the RGB interface timing.



DRAM Access Area by RGB Interface

	All	A - I - I - I AI AI	- Englished and the CO	B interface signals.
PIDDED ROTOR TO		I TONIO TOR TNO COTTIN	a limitation of Ri-	R Inforface cignale
		1 Ianie 101 IIIe seili1		D Internace signals.

Parameter	Symbol	Min.	Тур.	Max.	Unit
DCLK Frequency	FCLK		(17)		MHz
Horizontal Sync. Width	hpw	1	(4)	255	Clock
Horizontal Sync. Back Porch	hbp	1	(56)	255	Clock
Horizontal Sync. Front Porch	hfp	1	(10)		Clock
Vertical Sync. Width	VS	1	(4)	254	Line
Vertical Sync. Back Porch	vbp	1	(20)	254	Line
Vertical Sync. Front Porch	vfp	1	(10)		Line

Note: Typical value are related to the setting frame rate is 60Hz.


7.3 RGB Interface Mode Selection

ST7701S supports two kinds of RGB interface, DE mode and HV mode. The table shown below uses command C3h to select RGB interface mode.

DE/Sync	RGB Mode
0	DE mode
1	HV mode

7.4 RGB Interface Timing


The timing chart of RGB interface DE mode is shown as follows.



Note: The setting of front porch and back porch in host must match that in IC as this mode.

Timing Chart of Signals in RGB Interface DE Mode

The timing chart of RGB interface HV mode is shown as follows.




Timing chart of RGB interface HV mod


8. LCD Module Out-Going Quality Level

8.1 VISUAL & FUNCTION INSPECTION STANDARD

8.1.1 Inspection Conditions



8.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer

Zone D: IC Bonding Area

Note: As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

8.1.3 Sampling Plan

According to GB/T 2828-2012, normal inspection, Class II

AQL:

Major Defect	Minor Defect
0.65	1.5

LCD: Liquid Crystal Display, LCM: Liquid Crystal Module,

No	Items to be inspected	Criteria	Classification of defects
		1) No display, Open or miss line 2) Display abnormally, Short	
1	Functional Defects	3) Backlight no lighting, abnormal lighting.	
2	Missing	etc Missing components and etc	Major
3	Outline Dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc	
4	Color Tone	Color unevenness, refer to limited sample	
5	Spot/Line Defect	Light dot,Dim spot,(Note1) Polarizer Air Bubble, Polarizer accidented spot and etc.	Minor
6	Soldering Appearance	Good soldering , Peeling off is not allowed and etc.	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

- Note1: a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.
 - b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

8.1.4 Criteria (Visual)

Number	Items	Criteria(mm)				
1.0 LCDCrack/BrokenNOTE:X: LengthY: WidthZ: Height	(1) The edge of LCD broken					
L: Length of ITO,		X Y Z				
T: Height of LCD		≤3.0mm <inner border="" line="" of<br="">the seal ≤T</inner>				
	(2)LCD corner broken	XYZ ≤ 3.0 mm $\leq L$ $\leq T$				
	(3) LCD crack	Crack Not allowed				

Product Specification

	Spot defect	⊕ light dot (black	k/white spot , pinho	lle, stain,et	c.)		
		Zone	Acceptable Qty				
	↓ Y	Size (mm)	А	В		С	
		Φ≤0.15	Ignore			L	
2.0	X	0.15<Φ≤0.25	3(distance ≧6 mm))	la	oore	
	Ф=(X+Y)/2	0.25<Ф≤0.4	2(distance≧6mm))	Ignore		
	$\Psi^{-}(X^{+})/2$	Φ>0.4	0				
		② Dim spot (light le	eakage、dent、dar	rk spot,etc)		
		Zone Acceptable Qty					
		Size (mm)	А	В		С	
		Φ≤0.15	Ignore			•	
		0.15<Ф≤0.25	3(distance ≧6m	ım)	Ignore		
		<u>0.25<Φ≤0.4</u>	<u>2(distance≧6m</u>	im)			
		Φ>0.40③ Polarizer accidented spot					
			-	cceptable Qt	v		
		Zone	A	B	<u> </u>	С	
		Size (mm) Φ≤0.2	Ignor			-	
		0.2<Φ≤0.5	2(distance			Ignore	
		Φ>0.5	0	,	ignore		
		 ④Polarizer Bubble 	1				
		Zone	A	cceptable Qty	/		
		Size (mm)	A	В		С	
		Ф≤0.2	Ignore				
		0.2<Φ≤0.4	3(distance≧	6mm)		Ignore	
		Φ>0.4	0				

3.0	LCD Pixel defe	Pixel bad points			
		Item	Zone A	Acceptable Qty	
		Bright dot	Random	N≤2	
			2 dots adjacent	N≤0	
			3 dots adjacent	N≤0	
		Dark dot	Random	N≤2	
			2 dots adjacent	N≤0	
			3 dots adjacent	N≤0	
		Distance	 Minimum Distance Between Bright dots. Minimum Distance Between dark dots Minimum Distance Between dark and bright dot. 	5mm	
		Total bright a	N≤4		
		Note: A) Bright dot: Dots appear bright and unchanged in size in			
		LCD pane			
		B) Dark dot:	size in which		
LCD panel is displaying under pure red, gree				, blue picture.	
		C) 2 dot adjacent = 1 pair = 2 dots Picture:			
		2 dot adjacent 2 dot adjacent 2 dot adjacent (vertical) 2 dot adjacent (
				slant)	

	Line defect (LCD						
4.0	/Polarizer	Width(mm)	Length(m	Acceptable Qty		ty	
	backlight	vvidui(min)	m)	А	В	С	
	black/white line,	Ф≤0.03	Ignore	Ignore			
	scratch, stain)	0.03 <w≤0.04< td=""><td>L≤3.0</td><td colspan="2">N≤2 Ign</td><td>Ignore</td></w≤0.04<>	L≤3.0	N≤2 Ign		Ignore	
	<u>↓</u>	0.04 <w≤0.05< td=""><td>L≤2.0</td><td>N≤1</td><td></td><td colspan="2"></td></w≤0.05<>	L≤2.0	N≤1			
	W: width, L : length	W>0.05	Define as spot defect				
	N : Count						
	Electronic Comp	Not allow missing parts, solderless connection, cold solder joint, mi smatch, The positive and negative polarity opposite					
5.0	onents SMT.						
	Display color&	 Color: Measuring the color coordinates, The measurement standa rd according to the datasheet or samples. 					
6.0	Brightness.	2. Brightness: Measuring the brightness of White screen, The meas urement standard according to the datasheet or Samples.					
	LCD Mura/Wavi	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.					
7.0	ng/	e in filocoodiy.					
	Hot spot						

Criteria (functional items)

Number	Items	Criteria (mm)	
1	No display	Not allowed	
2	Missing segment	Not allowed	
3	Short	Not allowed	
4	Backlight no lighting	Not allowed	

9. Reliability Test Result

Item	Condition	Inspection after test		
High Temperature Operating	+60°C,96h			
Low Temperature Operating	-10°C, 96h			
High Temperature Storage	+70°C, 96h	Inspection after 2~4hours		
Low Temperature Storage	-30°C, 96h			
High Temperature		storage at room temperature,		
& High Humidity Operating	+60°C, 90% RH ,96h	the sample shall be free from		
Thermal Shock	-10°C, 30 min ↔ +60°C, 30 min,	defects:		
(Non-operation)	Change time: 5min 20CYC.	 Air bubble in the LCD; Non-display; 		
	C=150pF, R=330,5points/panel	3. Missing segments/line;		
ESD Test	Air:±8kV, 5times; Contact:±6kV, 5 times;	4. Glass crack;		
	(Environment: 15°C~35°C, 30%~60%).	5. Current IDD is twice higher		
	Frequency range: 10~55Hz, Stroke:1.5mm	than initial value.		
Vibration (Non-operation)	Sweep:10Hz~55Hz~10Hz 2 hours for each			
	direction of X.Y.Z. (6 hours for total) (Package			
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)			

Remark:

- 1. The test samples should be applied to only one test item.
- 2. Sample size for each test item is 5~10pcs.
- 3. For Damp Proof Test, Pure water (Resistance > $10M\Omega$) should be used.
- 4. In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6. The color fading mura of polarizing filter should not care.

10. Cautions and Handling Precautions

10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
 - Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence & 6.2 Power Off Sequence

10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
 It is highly recommended to store the module with temperature from 0°C to 35°C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed.Formation of dewdrops may cause an abnormal operation or a failure of the module.In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.