

Display Elektronik GmbH

DATA SHEET

TFT MODULE

DEM 480480E VMX-PW-N
(C-TOUCH)
4,0“ TFT

Product Specification

Ver.: 1

10.05.2021

Revision History

VERSION	DATE	REVISED PAGE NO.	Note
0	30.11.2020		First issue
1	10.05.2021		Modify Contour drawing

Contents

- 1.Summary
- 2.General Specification
- 3.Interface
- 4.Contour Drawing
- 5.Absolute Maximum Ratings
- 6.Electrical Characteristics
- 7.Interface Timing
- 8.Optical Characteristics
- 9.Reliability
- 10.Touch Panel Information
- 11.Initial Code For Reference

1.Summary

TFT 4.0" is a color active matrix thin film transistor (TFT) liquid crystal display (LCD) that uses amorphous silicon TFT as a switching device. This TFT LCD has a 4.0 (1:1) inch diagonally measured active display area with 480x480 (480 horizontal by 480 vertical pixel) resolution.

2.General Specifications

n Size:	4.0 inch
n Dot Matrix:	480× 3(RGB) × 480 dots
n Module dimension:	78.80 x 82.95 x 7.17 mm
n Active area:	71.856 x 70.176 mm
n Pixel pitch:	0.1497 x 0.1462 mm
n LCD type:	TFT, Normally Black, Transmissive
n View Direction:	80/80/80/80
n Aspect Ratio:	1:1
n Interface:	2-Lanes MIPI
n Driver IC:	ST7701S or Equivalent
n Backlight Type:	LED ,Normally White
n CTP IC:	ST1633I or equivalent
n CTP Interface:	I2C
n CTP FW Version:	V01
n Surface:	Anti-Glare

*Color tone slight changed by temperature and driving voltage.

3.Interface


3.1. LCM PIN Definition

Pin	Symbol	Function
1	GND	Power ground
2-5	NC	No connect
6	GND	Power ground
7	D0N	MIPI DSI differential data pair (Data lane 0)
8	D0P	
9	GND	Power ground
10	CLK_N	MIPI DSI differential clock pair
11	CLK_P	
12	GND	Power ground
13	D1N	MIPI DSI differential data pair(Data lane 1)
14	D1P	
15	GND	Power ground
16	IOVCC	I/O and interface power supply (1.8V)
17	RESET	Reset input
18	TE	Tearing effect output pin.
19	VCI	Analog power supply
20	VCI	Analog power supply
21	NC	No connect
22	VLED-	Power for LED backlight cathode
23	VLED+	Power for LED backlight anode
24	GND	Power ground

3.2. CTP PIN Definition

Pin	Symbol	Function	Remark
1	VSS	Ground for analog circuit	
2	VDDT	Power Supply : +3.0V	
3	SCL	I2C clock input	
4	NC	No connect	
5	SDA	I2C data input and output	
6	NC	No connect	
7	/RST	External Reset, Low is active	
8	NC	No connect	
9	/INT	External interrupt to the host	
10	VSS	Ground for analog circuit	

4. Contour Drawing



The non-specified tolerance of dimension is ±0.3 mm .

5. Absolute Maximum Ratings

Item	Symbol	Min	Typ	Max	Unit
Operating Temperature	TOP	-30	-	+80	°C
Storage Temperature	TST	-30	-	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. □60°C, 90% RH MAX. Temp. > 60°C, Absolute humidity shall be less than 90% RH at 60°C

6. Electrical Characteristics


6.1. Typical Operation Conditions

Item	Symbol	Values			Unit	Remark
		Min.	Typ.	Max.		
Interface Supply Voltage	VCI	2.5	2.8	3.6	V	
Power Voltage	IOVCC	1.65	1.8	3.3	V	
Current for Driver(White)	I _{VCI}	-	39	58	mA	
	I _{IOVCC}	-	11	16.5	mA	
Supply CTP	VDDT	2.8	-	3.3	V	
	I _{CTP} (mA)	-	12.4	18.6	mA	

6.2. Backlight Driving Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED Current	I _{LED}	-	120	-	mA	
LED Voltage	V _{LED+}	13.5	15	17	V	Note 1
LED Lifetime		50,000	-	-	Hr	Note 2,3,4

Note 1 : There are 1 Groups LED



CIRCUIT DIAGRAM

Note 2 : Ta = 25 °C

Note 3 : Brightness to be decreased to 50% of the initial value

Note 4 : The single LED lamp case.

7.Interface Timing

7.1. MIPI Interface Characteristics

High Speed Mode




Figure 1 DSI clock channel timing

Figure 2 Rising and falling time on clock and data channel

VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25°C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CLK_P/N	2xU _{INSTA}	Double UI instantaneous	4	25	ns	
CLK_P/N	U _{INSTA} U _{INSTB}	UI instantaneous halves	2	12.5	ns	UI = U _{INSTA} = U _{INSTB}
D1P/N	t _{DS}	Data to clock setup time	0.15	-	UI	
D1P/N	t _{DH}	Data to clock hold time	0.15	-	UI	

Table 1 Mipi Interface-High Speed Mode Timing Characteristics

Low Power Mode




Figure 3 Bus Turnaround (BTA) from display module to MPU Timing




Figure 4 Bus Turnaround (BTA) from MPU to display module Timing

VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25°C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
D0P/N	TLPXM	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Input
D0P/N	TLPXD	Length of LP-00,LP-01, LP-10 or LP-11 periods MPU→Display Module	50	75	ns	Output
D0P/N	TTA-SURED	Time-out before the MPU start driving	T _{LPXD}	2xT _{LPXD}	ns	Output
D0P/N	TTA-GETD	Time to drive LP-00 by display module	5xT _{LPXD}		ns	Input
D0P/N	TTA-GOD	Time to drive LP-00 after turnaround request-MPU	4xT _{LPXD}		ns	Output

Table 2 Mipi Interface Low Power Mode Timing Characteristics

DSI Bursts Mode




Figure 5 Data lanes-Low Power Mode to/from High Speed Mode Timing




Figure 6 Clock lanes- High Speed Mode to/from Low Power Mode Timing

VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25°C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing						
D1P/N	TLPX	Length of any low power state period	50	-	ns	Input
D1P/N	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+6 UI	ns	Input
D1P/N	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
D1P/N	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+ 10UI	-	ns	Input
High Speed Mode to Low Power Mode Timing						
D1P/N	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
D1P/N	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
D1P/N	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
High Speed Mode to/from Low Power Mode Timing						
CLK_P/N	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
CLK_P/N	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
CLK_P/N	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
CLK_P/N	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
CLK_P/N	TCLK-TERM-EN	Time-out at clock lan display module to enable HS transmission	-	38	ns	Input
CLK_P/N	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
CLK_P/N	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
CLK_P/N	TEOT	Time form start of TCLK-TRAIL period to start of LP-11 state	-	105n s+12 UI	ns	Input

7.2. Reset Timing




Figure 6 Reset Timing

VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25 °C

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESET	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120(Note 1, 6, 7)	ms


Table 3 Reset Timing

Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (t_{RT}) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESET Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

8.Optical Characteristics

Item	Symbol	Condition.	Min	Typ.	Max.	Unit	Remark	
Response Time	Tr+ Tf	$\theta=0^\circ$ 、 $\Phi=0^\circ$	-	25	35	.ms	Note 3	
Contrast Ratio	CR	At optimized viewing angle	640	800	-	-	Note 4	
Color Chromaticity	White	Wx	$\theta=0^\circ$ 、 $\Phi=0$	0.251	0.301	0.351	Color Chromaticity	
		Wy		0.277	0.327	0.377		
Viewing Angle	Hor.	Θ_R	$CR \geq 10$	70	80	-	Deg.	Viewing angle
		Θ_L		70	80	-		
	Ver.	Φ_T		70	80	-		
		Φ_B		70	80	-		
Brightness	-	-	700	800	-	cd/m ²	Center of display	
Uniformity	(U)	-	75	-	-	%	Note 5	

Ta=25±2°C

Note 1: Definition of viewing angle range




Fig. 9.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7or BM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 9.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between “White” state and “Black” state. Rise time, T_r , is the time between photo detector output intensity changed from 90% to 10%. And fall time, T_f , is the time between photo detector output intensity changed from 10% to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = $L_{min}/L_{max} \times 100\%$

L = Active area length

W = Active area width




Fig 9.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931)

Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

9. Reliability

Content of Reliability Test (Super Wide temperature, -30°C~80°C)


Environmental Test			
Test Item	Content of Test	Test Condition	Note
High Temperature Storage	Endurance test applying the high storage temperature for a long time.	80°C 200hrs	2
Low Temperature Storage	Endurance test applying the low storage temperature for a long time.	-30°C 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	80°C 200hrs	—
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-30°C 200hrs	1
High Temperature/ Humidity Storage	The module should be allowed to stand at 60□,90%RH max	60°C,90%RH 96hrs	1,2
Thermal Shock Resistance	The sample should be allowed stand the following 10 cycles of operation <div style="text-align: center;"> <p style="margin: 0;">-30°C 25°C 80°C</p> <p style="margin: 0;">30min 5min 30min</p> <p style="margin: 0;">1 cycle</p> </div>	-30°C/80°C 10 cycles	—
Vibration Test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3
Static Electricity Test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact) ,±800v(air), RS=330Ω CS=150pF 10 times	—

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

10.Touch Panel Information



11.Initial Code For Reference

External system porch setting: $125 > VBP \geq 17$, $VFP \geq 20$

Two data lanes / maximum speed 550Mbps

```
Void ST7701S_PanellInitialCode(void)
```

```
{
```

```
//-----Reset Sequence-----//
```

```
LCD_Nreset(1);
```

```
Delaysms (1); //Delay 1ms
```

```
LCD_Nreset(0);
```

```
Delaysms (1); //Delay 1ms
```

```
LCD_Nreset(1);
```

```
Delaysms (120); //Delay 120ms
```

```
WriteComm (0x11);
```

```
Delaysms (120); //Delay 120ms
```

```
//-----Initial setting-----//
```

```
WriteComm (0xFF);
```

```
WriteData (0x77);
```

```
WriteData (0x01);
```

```
WriteData (0x00);
```

```
WriteData (0x00);
```

```
WriteData (0x10);
```

```
WriteComm (0xC0);
```

```
WriteData (0x3B);
```

```
WriteData (0x00);
```

```
WriteComm (0xC1);
```

```
WriteData (0x0D);
```

```
WriteData (0x02);
```

```
WriteComm (0xC2);
```

```
WriteData (0x21);
```

```
WriteData (0x08);
```

```
WriteComm (0xCC);
```

```
WriteData (0x10);
```


WriteComm (0xB0);
WriteData (0x00);
WriteData (0x05);
WriteData (0x0F);
WriteData (0x0D);
WriteData (0x13);
WriteData (0x07);
WriteData (0x01);
WriteData (0x08);
WriteData (0x09);
WriteData (0x1E);
WriteData (0x05);
WriteData (0x12);
WriteData (0x10);
WriteData (0xA7);
WriteData (0x2F);
WriteData (0x18);

WriteComm (0xB1);
WriteData (0x00);
WriteData (0x0F);
WriteData (0x17);
WriteData (0x0C);
WriteData (0x0D);
WriteData (0x05);
WriteData (0x01);
WriteData (0x08);
WriteData (0x08);
WriteData (0x1E);
WriteData (0x05);
WriteData (0x13);
WriteData (0x11);
WriteData (0xA7);
WriteData (0x2F);
WriteData (0x18);

WriteComm (0xFF);
WriteData (0x77);
WriteData (0x01);
WriteData (0x00);

WriteData (0x00);

WriteData (0x11);

WriteComm (0xB0);

WriteData (0x4D);

WriteComm (0xB1);

WriteData (0x4F);

WriteComm (0xB2);

WriteData (0x07);

WriteComm (0xB3);

WriteData (0x80);

WriteComm (0xB5);

WriteData (0x47);

WriteComm (0xB7);

WriteData (0x85);

WriteComm (0xB8);

WriteData (0x21);

WriteComm (0xB9);

WriteData (0x10);

WriteComm (0xC1);

WriteData (0x78);

WriteComm (0xC2);

WriteData (0x78);

WriteComm (0xD0);

WriteData (0x88);

Delays (100);

WriteComm (0xE0);

WriteData (0x00);

WriteData (0x00);

WriteData (0x02);

WriteComm (0xE1);

WriteData (0x08);

WriteData (0x00);

WriteData (0x0A);

WriteData (0x00);

WriteData (0x07);

WriteData (0x00);

WriteData (0x09);

WriteData (0x00);

WriteData (0x00);

WriteData (0x33);

WriteData (0x33);

WriteComm (0xE2);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteComm (0xE3);

WriteData (0x00);

WriteData (0x00);

WriteData (0x33);

WriteData (0x33);

WriteComm (0xE4);

WriteData (0x44);

WriteData (0x44);

WriteComm (0xE5);
WriteData (0x0E);
WriteData (0x2D);
WriteData (0xA0);
WriteData (0xA0);
WriteData (0x10);
WriteData (0x2D);
WriteData (0xA0);
WriteData (0xA0);
WriteData (0x0A);
WriteData (0x2D);
WriteData (0xA0);
WriteData (0xA0);
WriteData (0x0C);
WriteData (0x2D);
WriteData (0xA0);
WriteData (0xA0);

WriteComm (0xE6);
WriteData (0x00);
WriteData (0x00);
WriteData (0x33);
WriteData (0x33);

WriteComm (0xE7);
WriteData (0x44);
WriteData (0x44);

WriteComm (0xE8);
WriteData (0x0D);
WriteData (0x2D);
WriteData (0xA0);
WriteData (0xA0);
WriteData (0x0F);
WriteData (0x2D);
WriteData (0xA0);
WriteData (0xA0);
WriteData (0x09);
WriteData (0x2D);

WriteData (0xA0);
WriteData (0xA0);
WriteData (0x0B);
WriteData (0x2D);
WriteData (0xA0);
WriteData (0xA0);

WriteComm (0xEB);
WriteData (0x02);
WriteData (0x01);
WriteData (0xE4);
WriteData (0xE4);
WriteData (0x44);
WriteData (0x00);
WriteData (0x40);

WriteComm (0xEC);
WriteData (0x02);
WriteData (0x01);

WriteComm (0xED);
WriteData (0xAB);
WriteData (0x89);
WriteData (0x76);
WriteData (0x54);
WriteData (0x01);
WriteData (0xFF);
WriteData (0xFF);
WriteData (0xFF);
WriteData (0xFF);
WriteData (0xFF);
WriteData (0xFF);
WriteData (0x10);
WriteData (0x45);
WriteData (0x67);
WriteData (0x98);
WriteData (0xBA);

WriteComm (0xFF);
WriteData (0x77);

WriteData (0x01);

WriteData (0x00);

WriteData (0x00);

WriteData (0x00);

WriteComm (0x11);

WriteComm (0x36);

WriteData (0x00);

WriteComm (0x29);

}