Display Elektronik GmbH

TFT MODULE

DEM 4801280C VMH-PW-N

6,75“ TFT

Product Specification

Version: 0

28.12.2024

Revision History

Date	Rev. No.	Page	Summary
28.12.2024	0	ALL	FIRST ISSUE

Contents

1. Block Diagram 5
2. Outline dimension 6
3. Input terminal Pin Assignment 7
4. LCD Optical Characteristics 9
   4.1 Optical specification 9
5. TFT Electrical Characteristics 12
   5.1 Absolute Maximum Rating (Ta=25 VSS=0V) 12
   5.2 DC Electrical Characteristics 12
   5.3 LED Backlight Characteristics 13
6. MIPI Interface AC Characteristics 15
   6.1 High Speed Mode-Clock Timings 15
   6.2 High Speed Mode-Clock/Data Timings 15
   6.3 High Speed Mode-Rising and Falling Timings 16
   6.4 Low Speed Mode-Bus Turn Around 17
   6.5 Data Lanes from Low Power Mode to High Speed Mode 18
   6.6 Data Lanes from High Speed Mode to Low Power Mode 19
   6.7 DSI Clock Burst-High Speed Mode to/from Low Power Mode 20
   6.8 Reser input Timing 21
7. LCD Module Out-Going Quality Level 22
   7.1 VISUAL & FUNCTION INSPECTION STANDARD 22
      7.1.1 Inspection conditions 22
      7.1.2 Definition 22
      7.1.3 Sampling Plan 23
      7.1.4 Criteria (Visual) 24
8. Reliability Test Result 28
9. Cautions and Handling Precautions 29
   9.1 Handling and Operating the Module 29
   9.2 Storage and Transportation. 29

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 6.75" TFT-LCD contains 480xRGBx1280 Pixels, and can display up to 16.7 Million colors.

* Features

General Information Items	Specification	Unit	Note
	Main Panel		
Display Area(AA)	60.192 x 160.512(V) (6.75 Inch)	mm	-
Driver Element	TFT Active Matrix	-	-
Display Colors	16.7 Million	colors	-
Number of Pixels	480 x RGB x 1280	dots	-
TFT Pixel Arrangement	RGB Vertical Stripe	-	-
Pixel Pitch	0.0418 x 0.1254	mm	-
Viewing Angle	ALL	o'clock	-
TFT Controller IC	ICNL9707	-	-
LCM Interface	4-Lane MIPI	-	
Display Mode	IPS, Transmissive / Normally Black	-	-
Operating temperature	-20°C ~ +70°C	°C	-
Storage temperature	-30°C ~ +80°C	°C	-

* Mechanical Information

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	-	66.50	-	mm	-
	Vertical(V)	-	180.80	-	mm	-
	Depth(D)	-	4.59	-	mm	-
Weight		-	t.b.d.	-	g	-

1. Block Diagram



2. Outline Dimension



NOTES:

1. DISPLAY TYPE: 6.75", TFT LCD,16.7M COLORS
2. DISPLAY MODE: NORMALLY BLACK,IPS
3. VIEWING DIRECTION: FREE
4. LCM DRIVER IC: ICNL9707(COG)
5. TFT INTERFACE: MIPI-4Lane
6. VCI:2.6~3.6V,IOVCC:1.65~1.95V
7. OPERATING TEMP: -20°C TO 70°C
   STORAGE TEMP: -30°C TO 80°C
8. BACK LIGHT: LED WHITE, 24 LED,240mA,16.8~19.8V
9. RoHS AND REACH COMPLIANT.

3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	NC	--	--
2	VCI	Supply Voltage (3.3V).	P
3	IOVCC	I/O power supply voltage.	P
4	GND	Ground.	P
5	RESET	- The external reset input. Initializes the chip with a low input. Be sure to execute a po wer-on reset after supplying power.	I
6	NC	--	--
7	GND	Ground.	P
8	MIPI_0N	- MIPI DSI differential data pair. (Data lane 0) Leave it open or fix to GND level when not in use.	I/O
9	MIPI_0P		
10	GND	Ground.	P
11	MIPI_1N	- MIPI DSI differential data pair. (Data lane 1) Leave it open or fix to GND level when not in use.	I/O
12	MIPI_1P		
13	GND	Ground.	P
14	MIPI_CLKN	- MIPI DSI differential clock pair Leave it open or fix to GND level when not in use.	I
15	MIPI_CLKP		
16	GND	Ground.	P
17	MIPI_2N	- MIPI DSI differential data pair. (Data lane 2) Leave it open or fix to GND level when not in use.	I/O
18	MIPI_2P		
19	GND	Ground.	P
20	MIPI_3N	- MIPI DSI differential data pair. (Data lane 3) Leave it open or fix to GND level when not in use.	I/O
21	MIPI_3P		
22	GND	Ground.	P
23	NC	--	--
24	NC	--	--
25	GND	Ground.	P
26	NC	--	--
27	NC	--	--

28	NC	--	--
29	NC	--	--
30	GND	Ground.	P
31	LED-	Cathode pin of backlight.	P
32	LED-		
33	NC	--	--
34	NC	--	--
35	NC	--	--
36	NC	--	--
37	NC	--	--
38	NC	--	--
39	LED+	Anode pin of backlight.	P
40	LED+		

4. LCD Optical Characteristics

4.1 Optical specification

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Contrast Ratio		CR	Θ=0 Normal viewing angle	1300	1500	--		(1)(2)
Response Time	Rising	$T_{R+}T_F$		--	30	40	msec	
	Falling							(1)(3)
Color Gamut		S(%)		60	63	--	%	
Color Filter Chromacicity	White	W_X		-0.04	0.294	+0.04		(1)(4) CF glass
		W_Y			0.311			
	Red	R_X			0.632			
		R_Y			0.341			
	Green	G_X			0.295			
		G_Y			0.570			
	Blue	B_X			0.147			
		B_Y			0.064			
Viewing Angle	Hor.	ΘL	CR>10	75	85	--		(1)(4)
		ΘR		75	85	--		
	Ver.	ΘU		75	85	--		
		ΘD		75	85	--		
Option View Direction		ALL						

*The data comes from the LCD specification.

Measuring Condition

Measuring surrounding: dark room

Ambient temperature: 25°C±2°C

15min. warm-up time.

Measuring Equipment

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1): Definition of Viewing Angle:



Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3): Response Time



Note (4): Definition of optical measurement setup



5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25°C VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	6.6	V	Note1
Digital Interface Supply Voltage	IOVCC	-0.3	3.3	V	-
Operating Temperature	T_{OP}	-20	+70	°C	-
Storage Temperature	T_{ST}	-30	+80	°C	-

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.6	3.0	3.6	V	--
Digital Interface Supply Voltage	IOVCC	1.65	1.8	1.95	V	--
Normal Mode Current Consumption	IDD	--	28	56	mA	--
Level Input Voltage	V_{IH}	0.7 IOVCC	--	IOVCC	V	--
	V_{IL}	-0.3	--	0.3 IOVCC	V	--
Level Output Voltage	V_{OH}	0.8* IOVCC	--	IOVCC	V	--
	V_{OL}	GND	--	0.2 IOVCC	V	--

5.3 LED Backlight Characteristics

The Backlight system is edge-lighting type with 24 chips White LED

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I_F	--	240	--	mA	--
Forward Voltage	V_F	--	19.2	--	V	--
LCM Luminance	L_V	2250	2350	--	cd/m2	Note3
LED Lifetime	Hr	50000			Hour	Note1,2
Uniformity	AVg	80	--	--	%	Note3

Note1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25°C±3°C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The “LED life time” is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=240mA. The LED lifetime could be decreased if operating IL is larger than 240mA. The constant current driving method is suggested.



LED(B/L) CIRCUIT

NOTE 3：Luminance Uniformity of these 9 points is defined as below:



$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$

6. MIPI Interface AC Characteristics

6.1 High Speed Mode-Clock Timings



Figure 4-5 Clock Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
CLK P/N	2xUIINST	Double UI instantaneous	2.5		12.5	ns	
CLK P/N	UIINSTA, UIINSTB	UI instantaneous Half	1.25		6.25	ns	1,2

***Note** 1*: UI = UIINSTA = UIINSTB.

***Note** 2*: ICNL9707 can support max 600Mbps/lane at 4 lane and max 800Mbps/lane at 3 lane application.

6.2 High Speed Mode-Clock/Data Timings



Figure 4-6 DSI Clock / Data Timings

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
Dn P/N (n=0,1,2 and 3)	tDS	Data to Clock Setup time	0.15*UI			UI	
	tDH	Clock to Data Hold time	0.15*UI			UI	

6.3 High Speed Mode-Rising and Falling Timings



Figure 4-7 Rsing and Falling Timings

Parameter	Symbol	Conditions	Specification			Unit	Notes
			MIN	TYP	MAX		
Differential Rise Time for Clock	t_{DRTCLK}	CLKP/N	150pS		0.3*UI		2,3
Differential Rise Time for Data	$t_{DRTDATA}$	DnP/N	150pS		0.3*UI		1,2,3
Differential Fall Time for Clock	t_{DFTCLK}	CLKP/N	150pS		0.3*UI		2,3
Differential Fall Time for Data	$t_{DFTDATA}$	DnP/N	150pS		0.3*UI		1,2,3

***Note* 1:** DnP/N, n =0,1,2 and 3.
***Note* 2:** The display module has to meet timing requriements,which are defined for the transmitter (MCU) on MIPI D-PHY standard.
***Note* 3:** DSI-CLK+ = CLKP, DSI-CLK- =CLKN, DSI-D0+ =D0P, DSI-D0- =D0N.

6.4 Low Speed Mode-Bus Turn Around



Figure 4-8 Bus Turnaround (BTA) from MCU to display module Timing



Figure 4-9 Bus Turnaround (BTA) from Display module to MCU Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
D0P/N	T_{LPXM}	Length of LP-00,LP-01,LP-10 or LP11 periods MCU to Display Module	50		75	nS	1
D0P/N	T_{LPXD}	Length of LP-00,LP-01,LP-10 or LP11 periods Display Module to MCU	50		75	nS	1
D0P/N	T_{TA_SURED}	Time-out before the Display Module starts driving	T_{LPXD}		2* T_{LPXD}	nS	1
D0P/N	T_{TA_GETD}	Time to drive LP-00 by Display Module	5* T_{LPXD}			nS	1
D0P/N	T_{TA_GOD}	Time to drive LP-00 after turnaround request -MCU	4 * T_{LPXD}			nS	1

Note 1: D0P = DSI-D0+, D0N = DSI-D0-.

6.5 Data Lanes from Low Power Mode to High Speed Mode



Figure 4-10 Data Lanes from Low Power Mode to High Speed Mode Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
DnP/N	T_{LPX}	Length of any Low Power State Period	50			nS	1
DnP/N	$T_{HS-PREPARE}$	Time to drive LP-00 to prepare for HS Transmission	40+4*UI		85+6*UI	nS	1
DnP/N	$T_{HS-TREM-EN}$	Time to enable Data lane Receiver line termination measured from when Dn crosses VILMAX			35+4*UI	nS	1

Note 1: DnP/N, n=*0, 1, 2 and 3*.

6.6 Data Lanes from High Speed Mode to Low Power Mode



Note:
If the last load bit is HS- 0, the transmitter changes from HS- 0 to HS- 1.
If the last load bit is HS- 1, the transmitter changes from HS- 1 to HS- 0

Figure 4-11 Data Lanes from High Speed Mode to Low Power Mode Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
DnP/N	THS-SKIP	Time-Out at Display Module to ignore transition period of EoT	40		55+4*UI	nS	1
DnP/N	THS-EXIT	Time to drive LP-11 after HS burst	100			nS	1

Note 1: DnP/N, n=*0, 1, 2 and 3.*

6.7 DSI Clock Burst – High Speed Mode to/from Low Power Mode



Figure 4-12 Clock Lane –High speed mode to / from Low Power Mode Timing

Signal	Symbol	Parameter	Specification			Unit	Notes
			MIN	TYP	MAX		
CKP/N	TCK-POST	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52*UI			nS	
CKP/N	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60			nS	
CKP/N	THS-EXIT	Time to drive LP-11 after HS burst	100			nS	
CKP/N	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38		95	nS	
CKP/N	TCLK-TERM-EN	Time-out at Clock Lane to enable HS termination			38	nS	
CKP/N	TCLK-PREPARE+ TCLK-ZERO	Minimum lead HS-0 drive period before starting Clock	300			nS	
CKP/N	TCLK-PRE	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8*UI			nS	

6.8 Reset input timing



Figure 4-13 Reset Input Timing

Table 4-2 Reset Input Timing

Signal	Symbol	Parameter	Description	Specification			Unit	Notes
				MIN	TYP	MAX		
RESET	tRESW	Reset "L" pulse width		10			uS	1
	tRESET	Reset complete time	When reset applied during Sleep in mode			5	mS	2
			When reset applied during Sleep Out mode			120	mS	5

***Note* 1:** Condition : Ta =25°C.

***Note* 2:** Spike due to an electrostatic discharge on RESET line does not cause irregular system reset according to the table below.

RESET Pulse	Action
Less than 5us	Reset Rejected
More than 10uS	Reset
Between 5us and 10uS	Reset Start

***Note* 2:** During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120ms, when Reset Starts in sleep out mode. The display remains the blank state in sleep in mode) and then return to Default condition for H/W RESET.

Note3: During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading is done every time when there is H/W RESET complete time (tRESET) within 5ms after a rising edge of RESET.

***Note 4*:** Spike Rejection also applies during a valid reset pulse as shown below:



***Note 5*:** It is necessary to wait 5ms after releasing RESET when sending commands, and Sleep Out command can not be sent within 120ms.

7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.

Temperature: 25°C±5°C

Humidity: 65%±10%RH

Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30-50cm



7.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Zone D : IC Bonding Area

Note: As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

7.1.3 Sampling Plan

According to GB/T 2828-2012, normal inspection, Class Ⅱ

AQL:

Major Defect	Minor Defect
0.65	1.5

LCD: Liquid Crystal Display, LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. etc…	Major
2	Missing	Missing components and etc…	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed,deformation and etc…	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot/Line defect	Light dot,Dim spot,(Note1) Polarizer Air Bubble, Polarizer accidented spot and etc…	
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc…	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

Note1: a) Light dot：Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

7.1.4 Criteria (Visual)

<table>
<tr><th>Number</th><th>Items</th><th>Criteria(mm)</th></tr>
<tr><td rowspan="3">1.0 LCD Crack/Broken
NOTE:
X: Length
Y: Width
Z: Height
L: Length of ITO,
T: Height of LCD</td><td>(1) The edge of LCD broken</td><td> 
<table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table></td></tr>
<tr><td>(2)LCD corner broken</td><td> 
<table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table></td></tr>
<tr><td>(3) LCD crack</td><td> 
Crack
Not allowed</td></tr>
</table>

2.0 Spot defect



Φ=(X+Y)/2

① light dot（ black/white spot , pinhole, stain，etc.）

Zone / Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.15	Ignore	Ignore	
0.15<Φ≤0.25	3(distance≧10mm)		
0.25<Φ≤0.4	2(distance≧10mm)		
Φ>0.4	0		

② Dim spot（light leakage、dent、dark spot，etc）

Zone / Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.15	Ignore	Ignore	
0.15<Φ≤0.25	3(distance≧10mm)		
0.25<Φ≤0.4	2(distance≧10mm)		
Φ>0.4	0		

③ Polarizer accidented spot

Zone / Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.2	Ignore		Ignore
0.2<Φ≤0.5	2(distance≧10mm)		
Φ>0.5	0		

④Polarizer Bubble

Zone / Size (mm)	Acceptable Qty		
	A	B	C
Φ≤0.2	Ignore		Ignore
0.2<Φ≤0.4	2(distance≧10mm)		
0.4<Φ≤0.5	1		
Φ>0.5	0		

3.0 LCD Pixel defect

Pixel bad points

Item	Zone A	Acceptable Qty
Bright dot	Random	N≤2
	2 dots adjacent	N≤0
	3 dots adjacent	N≤0
Dark dot	Random	N≤3
	2 dots adjacent	N≤0
	3 dots adjacent	N≤0
Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm
Total bright and dark dot		N≤4

Note:

A) Bright dot：Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

B) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

C) 2 dot adjacent = 1 pair = 2 dots

Picture:

2 dot adjacent



2 dot adjacent

2 dot adjacent (vertical)



2 dot adjacent (slant)

<table>
<tr>
<td>4.0</td>
<td>Line defect (LCD /Polarizer backlight black/white line, scratch, stain)
 

N：Count</td>
<td>
<table>
<tr><th rowspan="2">Width(mm)</th><th rowspan="2">Length(mm)</th><th colspan="3">Acceptable Qty</th></tr>
<tr><th>A</th><th>B</th><th>C</th></tr>
<tr><td>Φ≤0.05</td><td>Ignore</td><td colspan="2">Ignore</td><td rowspan="3">Ignore</td></tr>
<tr><td>0.05<W≤0.06</td><td>L≤5.0</td><td colspan="2">N≤3</td></tr>
<tr><td>0.06<W≤0.08</td><td>L≤4.0</td><td colspan="2">N≤2</td></tr>
<tr><td>W>0.08</td><td colspan="4">Define as spot defect</td></tr>
</table>
</td>
</tr>
<tr>
<td>5.0</td>
<td>Electronic Components SMT.</td>
<td>Not allow missing parts，solderless connection，cold solder joint，mismatch，The positive and negative polarity opposite</td>
</tr>
<tr>
<td>6.0</td>
<td>Display color& Brightness.</td>
<td>1. Color：Measuring the color coordinates, The measurement standard according to the datasheet or samples.
2. Brightness：Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.</td>
</tr>
<tr>
<td>7.0</td>
<td>LCD Mura/Waving/ Hot spot</td>
<td>Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.</td>
</tr>
</table>

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

8. Reliability Test Result

Remark:

Item	Condition	Inspection after test
High Temperature Operating	+70°C,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20°C, 96HR	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-20°C, 30 min ↔ +70°C, 30 min, Change time: 5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8kV, 5times; Contact:±6kV, 5 times; (Environment: 15°C~35°C, 30%~60%).	
Vibration (Non-operation)	Frequency range: 10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80㎝(MEDIUM BOX)	

1. The test samples should be applied to only one test item.
2. Sample size for each test item is 5~10pcs.
3. For Damp Proof Test, Pure water (Resistance > 10MΩ) should be used.
4. In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
6. The color fading mura of polarizing filter should not care.

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.
Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.

(3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.

(4) Do not allow drops of water or chemicals to remain on the display surface.
If you have the droplets for a long time, staining and discoloration may occur.

(5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.

(8) Protect the module from static; it may cause damage to the CMOS ICs.

(9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.

(10) Do not disassemble the module.

(11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(12) Pins of I/F connector shall not be touched directly with bare hands.

(13) Do not connect, disconnect the module in the “Power ON” condition.

(14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

9.2 Storage and Transportation.

(1) Do not leave the panel in high temperature, and high humidity for a long time.
It is highly recommended to store the module with temperature from 0°C to 35°C
and relative humidity of less than 70%

(2) Do not store the TFT-LCD module in direct sunlight.

(3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.

(4) It is recommended that the modules should be stored under a condition where no condensation is allowed.
Formation of dewdrops may cause an abnormal operation or a failure of the module.
In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.