# Display Elektronik GmbH

TFT MODULE

**DEM 4401920A VMH-PW-N** 

10,1" TFT

**Product Specification** 

Version: 0

**Revision History** 

Date	Rev. No.	Page	Summary
28.12.2024	0	ALL	FIRST ISSUE

# Contents

1.	Block Diagram	5
2.	Outline dimension	6
3.	Input terminal Pin Assignment	7
4.	LCD Optical Characteristics	9
	4.1 Optical specification	9
5.	TFT Electrical Characteristics	12
	5.1 Absolute Maximum Rating (Ta=25 VSS=0V)	12
	5.2 DC Electrical Characteristics	12
	5.3 LED Backlight Characteristics	13
6.	MIPI Interface AC Characteristics	15
	6.1 High Speed Mode-Clock Timing	15
	6.2 High Speed Mode-Data Clock Channel Timing	15
	6.3 High Speed Mode-Rising and Fall Timings	16
	6.4 Low Speed Mode - Bus Turn Around	17
	6.5 Data Lanes from Low Power Mode to High Speed Mode	18
	6.6 Data Lanes from High Power Mode to High Speed Mode	19
	6.7 DSI Clock Burst - High Speed Mode to/from Low Power Mode	20
	6.9 Reset input timing	21
7.	LCD Module Out-Going Quality Level	22
	7.1 VISUAL & FUNCTION INSPECTION STANDARD	22
	7.1.1 Inspection conditions	22
	7.1.2 Definition	22
	7.1.3 Sampling Plan	23
	7.1.4 Criteria (Visual)	24
8.	Reliability Test Result	28
9.	Cautions and Handling Precautions	29
	9.1 Handling and Operating the Module	29
	9.2 Storage and Transportation.	29

## \* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 10.1" TFT-LCD contains 440x1920 pixels, and can display up to 16.7M colors.


#### \* Features

General Information	Specification	Unit	Note
Items	Main Panel	- Offit	Note
Display area(AA)	57.948 x 252.864 (10.1inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	16.7M	colors	-
Number of pixels	440(RGB)*1920	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.0439(H)*3*0.1317(V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ICNL9707	-	-
LCM Interface	4-lane MIPI	-	
Display mode	Transmissive/Normally Black	-	-
Operating temperature	<b>-</b> 20∼ <b>+</b> 70	$^{\circ}\!\mathbb{C}$	-
Storage temperature	-30∼ <b>+</b> 80	$^{\circ}$ C	-

#### \* Mechanical Information

	ltem	Min.	Тур.	Max.	Unit	Note
FOG	Horizontal(H)		64.98		mm	-
size	Vertical(V)		266.44		mm	-
3126	Depth(D)		4.60		mm	-
Weight			135		g	-


# 1. Block Diagram




### . Outline dimension

Version: 0

Name	NC	NCI	lovcc	GND	RESET	NC	GND	MIPI ON	MIPI_0P	GND	MIPI_1N	MIPI_1P	GND	MIPI CKN	MIPI_CKP	GND	MIPI 2N	MIPI 2P	GND	MIPI 3N	MIPI 3P	GND	NC	NC	GND	NC	NC	NC	NC	GND	LED-	LED-	NC	NC	NC	NC	NC	NC	LED+	LED+
Pi	1	2	3	4	5	9	7	œ	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40



-25.00±0.50



1. DISPLAY TYPE: 10.1", TFT LCD,16.7M COLORS 2. DISPLAY MODE: NORMALLY BLACK,IPS OPERATING TEMP: -20°C TO 70°C VIEWING DIRECTION: FREE LCM DRIVER IC: ICNL9707(COG) VCI:2.6~3.6V,IOVCC:1.65~1.95V TFT INTERFACE: MIPI-4Lane

6.5

BACK LIGHT: LED WHITE, 16 LED, 80mA,21.6~26.2V

ROHS AND REACH COMPLIANT.

4

PAGE: 6

. Input terminal Pin Assignment

. input	NC Power supply for analog circuits. Connect to an external power supply of 2.5V to 3.3V Power supply for internal logic regulator. Connect to an external power supply of 1.65V to 3.3V Power supply for internal logic regulator. Connect to an external power supply of 1.65V to 3.3V to 3.4V to 3.4V to 3.4V to 3.4V to 3.4V						
NO.	SYMBOL	DISCRIPTION	I/O				
1	NC						
2	VCI		Р				
3	IOVCC		Р				
4	GND	Ground.	Р				
5	RESET	Initializes the chip with a low input. Be sure to execute a power-on	I				
6	NC						
7	GND	Ground.	Р				
8	MIPI_D0N	MIDI DOI differential data main (Data lava O)					
9	MIPI_D0P	- MIPI DSI differential data pair. (Data lane 0)	I				
10	GND	Ground.	Р				
11	MIPI_D1N	MIDI DOI differential data main (Data lana 4)					
12	MIPI_D1P	- MIPI DSI differential data pair. (Data lane 1)	I				
13	GND	Ground.	Р				
14	MIPI_CLN	MIDL DSL differential clock pair	1				
15	MIPI_CLP	- WIFT DSI dillerential clock pail	ı				
16	GND	Ground.	Р				
17	MIPI_D2N	- MIPI DSI differential data pair. (Data lane 2)	1				
18	MIPI_D2P	Leave it open or fix to L GND level when not in use.	1				
19	GND	Ground.	Р				
20	MIPI_D3N	- MIPI DSI differential data pair. (Data lane 3)					
21	MIPI_D3P	Leave it open or fix to GND level when not in use.	1				
22	GND	Ground.	Р				
23	NC						
24	NC						
25	GND	Ground.	Р				
26	NC						

# **DEM 4401920A VMH-PW-N**

# Product Specification

27	NC		
28	NC		
29	NC		
30	NC		
31	LED-	Cathode pin of backlight.	Р
32	LED-	Cathode pin of backlight.	Р
33	NC		
34	NC		
35	NC		
36	NC		
37	NC		
38	NC		
39	LED+	Anode pin of backlight.	Р
40	LED+	Anode pin of backlight.	Р

# . LCD Optical Characteristics

# 4.1 Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast R	atio	CR	Θ=0	900	1200			(1)(2)
Response time	Rising Falling	$T_{R+}T_{F}$	Normal viewing angle			35	msec	(1)(3)
Color Gan	nut	S(%)			68.5		%	
		Wx			0.2862			(1)(4)
	White	W <sub>Y</sub>			0.3083			CF
		R <sub>X</sub>			0.6324			glass
Color Filter	Red	R <sub>Y</sub>		0.04	0.3410	0.04		
Chromacicity		G <sub>X</sub>		-0.04	0.2918	+0.04		
	Green	G <sub>Y</sub>			0.5828			
		B <sub>X</sub>			0.1492			
	Blue	By			0.0478			
		ΘL		80	85			(1)(4)
	Hor.	ΘR		80	85			
Viewing angle		ΘU	CR>10	80	85			
	Ver.	ΘD		80	85			
Option View D	irection			Free				

he data comes from the LCD specification.

#### easuring Condition


easuring surrounding : dark room mbient temperature : 25±2<sub>o</sub>C

5min. warm-up time.

#### easuring Equipment


PM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical naracteristics.

ote (1): Definition of Viewing Angle:




ote (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

ote (3): Response Time



ote (4): Definition of optical measurement setup



### . TFT Electrical Characteristics

### 5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	6.6	V	Note1
Digital interface supply Voltage	IOVCC	-0.3	3.3	V	Note1
Operating temperature	T <sub>OP</sub>	-20	+70	°C	
Storage temperature	T <sub>ST</sub>	-30	+80	°C	

OTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

#### 5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCC	2.6	3.0	3.6	V	
Digital interface supple Voltage	IOVCC	1.65	1.8	1.95	V	
Normal mode Current consumption	IDD		44	88	mA	
Lovel input veltage	VIH	0.7 IOVCC		IOVCC	V	
Level input voltage	VIL	-0.3		0.3 IOVCC	V	
Lovel output voltore	Vон	0.8* IOVCC		IOVCC	V	
Level output voltage	Vol	GND		0.2 IOVCC	V	

#### 3 LED Backlight Characteristics

he back-light system is edge-lighting type with 16 chips White LED


Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	lf	1	80		mA	
Forward Voltage	VF		21.6		V	
LCM Luminance	Lv	700	750		cd/m2	Note3
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80			%	Note3

ote1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition:


Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

ote 2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at

Ta=25°C and IL=80mA. The LED lifetime could be decreased if operating IL is larger than 80mA. The constant current driving method is suggested.



OTE 3: Luminance Uniformity of these 9 points is defined as below:



Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 

### . MIPI Interface AC Characteristics

#### 1 High Speed Mode-Clock Timings




Figure 4-5 Clock Timing

Cianal	Combal	Dougnostes	Sp	ecificati	on	Ilmia	Co.
Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Notes
CLK P/N	2xUI <sub>INST</sub>	Double UI instantaneous	2.5	$X \wedge$	12.5	ns	(
CLK P/N	Ulinsta, Ulinstb	UI instantaneous Half	1.25		6.25	ns	1,2

Note 1: UI = UIINSTA = UIINSTB.

Note 2: ICNL9707 can support max 600Mbps/lane at 4 lane and max 800Mbps/lane at 3 lane application.

## .2 High Speed Mode-Clock/Data Timings




Figure 4-6 DSI Clock / Data Timings

V Ciana	Comb al	Parameter Specification Unit		Specification		II.mi4	Natas
Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Notes
Dn P/N	tDS	Data to Clock Setup time	0.15*UI			UI	
(n=0,1,2 and 3)	tDH	Clock to Data Hold time	0.15*UI			UI	

### .3 High Speed Mode-Rising and Falling Timings




Figure 4-7 Rsing and Falling Timings

Parameter	rameter Symbol Conditions				Specification			
Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	Notes	
Differential Rise Time for Clock	tortclk	CLKP/N	150pS		0.3*UI	Y	2,3	
Differential Rise Time for Data	<b>TORTDATA</b>	DnP/N	150pS		0.3*UI	-	1,2,3	
Differential Fall Time for Clock	toftalk	CLKP/N	150pS		0.3*UI		2,3	
Differential Fall Time for Data	<b>t</b> DFTDATA	DnP/N ◀	150pS		0.3*UI		1,2,3	

Note 1: DnP/N, n =0,1,2 and 3.

**Note 2:** The display module has to meet timing requriements, which are defined for the transmitter (MCU) on MIPI D-PHY standard.

Note 3; DSI-CLK+ = CLKP, DSI-CLK- =CLKN, DSI-D0+ =D0P, DSI-D0- =D0N.

#### .4 Low Speed Mode-Bus Turn Around




Figure 4-8 Bus Turnaround (BTA) from MCU to display module Timing




Figure 4-9 Bus Turnaround (BTA) from Display module to MCU Timing

Signal	Symbol	Parameter	Spo	Specification		Unit	Notes
Signal Symbo		Parameter	MIN	TYP	MAX	Onic	Notes
D0P/N	Търхм	Length of LP-00,LP-01,LP-10 or LP11 periods MCU to Display Module	50		75	nS	1
D0P/N	TLPXD	Length of LP-00,LP-01,LP-10 or LP11 periods Display Module to MCU	50		75	nS	1
DOP/N	TTA_SURED	Time-out before the Display Module starts driving	TLPXD		2* TLPXD	nS	1
D0P/N	TTA_GETD	Time to drive LP-00 by Display Module	5* TLPXD			nS	1
D0P/N	TTA_GOO	Time to drive LP-00 after turnaround request -MCU	4 * TLPXD			nS	1

Note 1: D0P = DSI-D0+, D0N = DSI-D0-.

#### .5 Data Lanes from Low Power Mode to High Speed Mode





Figure 4-10 Data Lanes from Low Power Mode to High Speed Mode Timing

Cianal	C. mah al	Dommeter	r Specification MIN TYP MAX		Heit	Natas		
Signal	Symbol	Parameter			MAX		Notes	
DnP/N	TLPX	Length of any Low Power State Period	50	1	,	nS	1	
DnP/N	THS-PREPARE	Time to drive LP-00 to prepare for HS Transmission	40+4*UI	/	85+6*UI	nS	1	
DnP/N	Ths-trem-en	Time to enable Data lane Receiver line termination measured from when Dn crosses VILMAX			35+4*UI	nS	1	
Note 1: D	Note 1: DnP/N, n=0,1,2 and 3.							

#### .6 Data Lanes from High Speed Mode to Low Power Mode



Note:

If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.

If the last load bit is HS- 1, the transmitter changes from HS- 1 to HS- 0

Figure 4-11 Data Lanes from High Speed Mode to Low Power Mode Timing

Signal	Symbol	Parameter	Specification		Unit N	Notes	
Signal	Symbol	Parameter	MIN	TYP	MAX	Unit	Notes
DnP/N	THS-SKIP	Time-Out at Display Module to ignore transition period of EoT	40		55+4*UI	nS	1
DnP/N	Тиѕ-ехіт	Time to drive LP-11 after HS burst	100			nS	1

Note 1: DnP/N, n=0, 1, 2 and 3.

# .7 DSI Clock Burst – High Speed Mode to/from Low Power Mode




Figure 4-12 Clock Lane -High speed mode to / from Low Power Mode Timing

Signal	Symbol	Parameter	Spec	ification	1 🖊	Unit	Notes
Signal	Symbol	Parameter	MIN	TYP	MAX		Notes
		Time that the MCU shall continue sending					
CKP/N	Тск-рост	HS clock after the last associated Data	60+52*UI			nS	
		Lanes has transitioned to LP mode	//				
		Time to drive HS differential state after	2				
CKP/N	TCLK-TRAIL	last payload dock bit of a HS transmission	60			nS	
		burst	1				
CKP/N	THS-EXIT	Time to drive LP-11 after HS burst	100			nS	
CKP/N	TCLK- PREPARE	Time to drive LP-00 to prepare for HS transmission	38		95	nS	
CKP/N	TCLK-TERM-	Time-out at Clock Lane to enable HS termination			38	nS	
CKP/N	TCLK-PREPARE+ TCLK-ZERO	Minimum lead HS-0 drive period before starting Clock	300			nS	
ČKP/N	TCLK-PRE	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS	8*UI			nS	
	1/2	mode					

#### 8 Reset input timing




Figure 4-13 Reset Input Timing

Table 4-2 Reset Input Timing

Signal	Combal	Parameter	Description	Sp	ecifica	tion	Unit	Notes
Signal	Symbol	Parameter	Description		TYP	MAX	Unit	Notes
	tresw	Reset "L" pulse width		10			uS	1
RESET	treset	Reset complete time	When reset applied during Sleep in mode			5	mS	2
	INESET	Reset complete time	When reset applied during Sleep Out mode	7		120	mS	5

Note 1: Condition: Ta =25°C.


Note 2: Spike due to an electrostatic discharge on RESET line does not cause irregular system reset according to the table below.

RESET Pulse	Action
Less than 5us	Reset Rejected
More than 10uS	Reset
Between 5us and 10uS	Reset Start

**Note 2:** During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120ms, when Reset Starts in sleep out mode. The display remains the blank state in sleep in mode) and then return to Default condition for HW RESET.

Note3: During Reset Complete Time, values in OTP memory will be latched to internal register during this period. This loading s done every time when there is H/W RESET complete time (tRESET) within 5ms after a rising edge of RESET.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:



Note 5: It is necessary to wait 5ms after releasing RESET when sending commands, and Sleep Out command can not be sent within 120ms.

### 7. LCD Module Out-Going Quality Level

#### 7.1 VISUAL & FUNCTION INSPECTION STANDARD

#### 7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5 °C

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



#### 7.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Zone D: IC Bonding Area

Note: As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

#### 7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class  $\,$  II AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display, LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
		1) No display, Open or miss line	
1	Functional defects	2) Display abnormally, Short	
'	Functional defects	3) Backlight no lighting, abnormal lighting.	
		etc	Major
2	Missing	Missing components and etc	
	Overall outline dimension beyond the drawing		
3	Outline dimension	Outline dimension is not allowed, deformation and etc	
4	Color tone	Color unevenness, refer to limited sample	
		Light dot,Dim spot,(Note1)	
5	Spot/Line defect	Polarizer Air Bubble,	
		Polarizer accidented spot and etc	Minor
6	Soldering appearance	Good soldering , Peeling off is not allowed	
6	Soldering appearance	and etc	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

**Note1:** a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.

b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

# 7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of ITO,	(1) The edge of LCD broken	X Y Z
T: Height of LCD		≤3.0mm <inner border="" line="" of="" seal="" td="" the="" ≤t<=""></inner>
	(2)LCD corner broken	X         Y         Z           ≤3.0mm         ≤L         ≤T
	(3) LCD crack	Crack Not allowed

Spot defect

X  $\Phi = (X+Y)/2$ 

2.0

① light dot ( black/white spot , pinhole, stain, etc. )

Zone	Acceptable Qty					
Size (mm)	Α	В	С			
Ф≤0.15	Ignore					
0.15<Φ≤0.25	3(distance ≥ 10mm)	lar	o o r o			
0.25<Φ≤0.4	2(distance ≥ 10mm)	- Ignore				
Ф>0.4	0					

② Dim spot ( light leakage、dent、dark spot, etc )

Zone	Acceptable Qty			
Size (mm)	Α	В	С	
Ф≤0.15	Ignore	Ignore		
0.15<Φ≤0.25	3( distance ≥ 10mm)			
0.25<Φ≤0.4	2( distance ≥ 10mm)			
Ф>0.4	0			

③ Polarizer accidented spot

Zone	A		
Size (mm)	А	В	С
Ф≤0.2	Ignore		
0.2<Φ≤0.5	2( distance ≥ 10mm)		Ignore
Ф>0.5	0		

#### 4 Polarizer Bubble

Zone	Acceptable Qty		
Size (mm)	Α	В	С
Ф≤0.2	Ignore		
0.2<Φ≤0.4	2(distance≧10mm)		Ignore
0.4<Φ≤0.5	1		ignore
Φ>0.5	0		

DEMI TTOITE	. V 1VIII-I VV-1V	1 Todaci Specificano			
3.0 LCD Pixel de	et Pixel bad points	Pixel bad points			
	Item Zone A	Acceptable Qty			
	Random	N≤2			
	Bright dot 2 dots adjacent	N≤0			
	3 dots adjacent	N≤0			
	Random	N≤3			
	Dark dot 2 dots adjacent	N≤0			
	3 dots adjacent	N≤0			
	Distance  Distance  1. Minimum Distance Bright dots.  2. Minimum Distance dark dots  3. Minimum Distance dark and bright de	Between 5mm			
	Total bright and dark dot	N≤4			
	Note:  A) Bright dot: Dots appear bright an LCD panel is displaying under bla	_			
	B) Dark dot: Dots appear dark and u				
	LCD panel is displaying under pur	_			
	C) 2 dot adjacent = 1 pair = 2 dots Picture:				
	2 dot adjacent 2 d	dot adjacent			
	2 dot adjacent (vertical) 2 d	ot adjacent (slant)			

		Line defect (LCD						
		/Polarizer backlight	\\/idth/mm\	Length(m Acceptable Qty		ty		
4.0	black/white line,	Width(mm)	m)	Α	В	С		
	scratch, stain)	Ф≤0.05	Ignore	Ignore				
	.0	Φ	0.05 <w≤0.06< td=""><td>L≤5.0</td><td>N≤3</td><td></td><td colspan="2">Ignore</td></w≤0.06<>	L≤5.0	N≤3		Ignore	
	Ψ W: width, L: length	0.06 <w≤0.08< td=""><td>L≤4.0</td><td>N≤2</td><td></td><td colspan="2"></td></w≤0.08<>	L≤4.0	N≤2				
	N : Count	W>0.08	Define as spot defect					
		Electronic Componen	Not allow missing parts, solderless connection, cold solder joint, mi smatch, The positive and negative polarity opposite					
5.0 ts SMT.			Smatch, The positive and negative polarity opposite					
6	5.0	Display color& Brigh tness.	<ol> <li>Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples.</li> <li>Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.</li> </ol>					
7	'.O	LCD Mura/Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.					

### Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

# 8. Reliability Test Result

Remark:

Item	Condition	Inspection after test		
High Temperature Operating	70°C,96H			
Low Temperature Operating	-20°C, 96HR			
High Temperature Storage	80°C, 96HR			
Low Temperature Storage	-30°C, 96HR	Inspection after 2~4hours storage at room temperature,		
High Temperature & High	+60°C, 90% RH ,96 hours.	the sample shall be free from		
Humidity Operating		defects:		
Thermal Shock (Non-operation)	2005 22	1.Air bubble in the LCD;		
and the second control of the second control	Change time:5min 20CYC.	2.Non-display;		
	C=150pF, R=330,5points/panel	3.Missing segments/line;		
ESD test	Air:±8KV, 5times; Contact:±6KV, 5 times;	4.Glass crack;		
	(Environment: 15°C~35°C, 30%~60%).	5.Current IDD is twice higher		
	Frequency range:10~55Hz, Stroke:1.5mm	than initial value.		
Vibration (Non-operation)	Sweep:10Hz~55Hz~10Hz 2 hours for each direction of			
	X.Y.Z. (6 hours for total) (Package condition).			
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)			

- 1. The test samples should be applied to only one test item.
- 2. Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance >  $10M\Omega$ ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6. The color fading mura of polarizing filter should not care.

# 9. Cautions and Handling Precautions

#### 9.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

#### 9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.