## Display Elektronik GmbH

## DATA SHEET

TFT MODULE

# DEM 400960A VMX-PW-N 3,99" TFT

**Product Specification** 

Version: 0

## **Revision History**

Date	Rev. No.	Page	Summary
28.12.2024	0	ALL	FIRST ISSUE

## Contents

1. Block Diagram	5
2. Outline dimension	6
3. Input terminal Pin Assignment	7
4. LCD Optical Characteristics	8
4.1 Optical specification	8
5. Electrical Characteristics	11
5.1 Absolute Maximum Rating	11
5.2 DC Electrical Characteristics	11
5.3 LED Backlight Characteristics	12
6. AC Characteristics	14
7. MIPI Interface Characteristics	15
7.1 High Speed Mode	15
7.2 Lowe Power Mode	16
7.3 DSI Bursts Mode	17
7.4 Reset timing	19
8. LCD Module Out-Going Quality Level	21
8.1 VISUAL & FUNCTION INSPECTION STANDARD	21
8.1.1 Inspection conditions	21
8.1.2 Definition Zone D	21
8.1.3 Sampling Plan	22
8.1.4 Criteria (Visual)	23
9. Reliability Test Result	27
10. Cautions and Handling Precautions	28
10.1 Handling and Operating the Module	28
10.2 Storage and Transportation.	28

## \* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, backlight unit. The resolution of a 3.99 " TFT-LCD contains 400x960 pixels, and can display up to 16.7M colors.


## \* Features

General Information	Specification	l loit	Note
Items	Main Panel	Unit	Note
Display Area(AA)	39.18 x 94.03 (3.99 Inch)	mm	-
Driver Element	TFT Active Matrix	-	-
Display Colors	16.7 Million	colors	-
Number of Pixels	400 x RGB x 960	dots	-
Pixel Arrangement	RGB Vertical Stripe	-	-
Pixel Pitch	0.3265 x 0.9795	mm	-
Viewing Angle	ALL	o'clock	-
Controller IC	ST7701S (Sitronix)	-	-
LCM Interface	2-Lane MIPI	-	-
Display Mode	IPS, Transmissive / Normally Black	-	-
Operating Temperature	-30 ~ +85	°C	-
Storage Temperature	-30 ~ +85	°C	-

## \* Mechanical Information


Item		Min.	Тур.	Max.	Unit	Note
Module Size	Horizontal(H)	-	42.90	-	mm	-
	Vertical(V)	-	102.08	-	mm	-
	Depth(D)	-	2.17	-	mm	-
Weight		-	21	-	g	-

## 1. Block Diagram




## 2. Outline Dimension


Front View



Side View



Bottom View



NO.	Pin Nam
1	NC
2	LEDK
3	NC
4	LEDA

#### NC LEDA NC 5 VDD/VCI IOVCC 8 TE RESET 9 GND 10

Name

- MIPI\_D1P 11 MIPI\_D1N 12 GND 13 MIPI CLP 14
- MIPI\_CLN 15 GND 16 MIPI\_D0P 17
- MIPI DON 18 GND 19 GND 20

## 

B/L Circuit

#### NOTE:

- 1. DISPLAY TYPE: 4. 0", TFT-LCD, 16. 7M COLORS
- 2. DISPLAY MODE: NORMALLY BLACK/IPS
- 3. VIEWING DIRECTION: ALL
- 4.LCM DRIVER IC:ST7701SI (COG) LCM Interface: 2-Lane MIPI
- 5. VCI: 3. 3V (TYP.), IOVCC: 1. 65-3. 3V
- 6. OPERATING TEMP: -30° C TO 85° C STORAGE TEMP: -30° C TO 85° C
- 7. BACK LIGHT: LED WHITE, 8 LED, 20mA, 22. 4~27. 2V
- 8. RoHS COMPLIANT.

## 3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	NC	Not Connected	
2	LEDK	Cathode pin of backlight.	Р
3	NC	Not Connected	
4	LEDA	Anode pin of backlight.	Р
5	NC	Not Connected	
6	VDD/VCI	Supply Voltage (3.3V).	Р
7	IOVCC	I/O power supply voltage.	Р
8	TE	Tearing effect output Leave the pin to open when not in use.	0
9	RESET	The external reset input.  Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power.	I
10	GND	Ground	Р
11	MIPI_D1P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
12	MIPI_D1N	If MIPI are not used, they should be connected to DGND	I/O
13	GND	Ground.	Р
14	MIPI_CLP	MIPI DSI differential clock pair (DSI-CLK+/-).	I
15	MIPI_CLN	If MIPI are not used, they should be connected to DGND.	I
16	GND	Ground.	Р
17	MIPI_D0P	MIPI DSI differential data pair (DSI-Dn+/-).	I/O
18	MIPI_D0N	If MIPI are not used, they should be connected to DGND	I/O
19	GND	Ground.	Р
20	GND	Ground.	Р

## 4. LCD Optical Characteristics

## 4.1 Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast R	Contrast Ratio			900	1200			(1)(2)
Response Time	Rising Falling	$T_{R+}T_{F}$			25	35	msec	(1)(3)
Color Gan		S(%)			59.71		%	C-light
		W <sub>X</sub>	Θ=0		0.2941			(1)(4)
	White	W <sub>Y</sub>	Normal Viewing Angle		0.3347	+0.04		CF glass
	Red	R <sub>X</sub>		-0.04	0.6210			
Color Filter		R <sub>Y</sub>			0.3407			
Chromacicity	Green	G <sub>X</sub>			0.3065			
		G <sub>Y</sub>			0.5664			
		B <sub>X</sub>			0.1476			
	Blue	B <sub>Y</sub>			0.0797			
		ΘL		80	85			(1)(4)
	Hor.	ΘR		80	85			
Viewing Angle		ΘU	CR>10	80	85		-	
	Ver.	ΘD		80	85			
Option View D	irection				ALL			

<sup>\*</sup>The data comes from the LCD specification.

#### **Measuring Condition**


Measuring surrounding: dark room Ambient temperature: 25°C ± 2°C

15min. warm-up time.

#### **Measuring Equipment**


FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1): Definition of Viewing Angle:




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

Note (3): Response Time



Note (4): Definition of optical measurement setup



## 5. Electrical Characteristics

## 5.1 Absolute Maximum Rating

Characteristics	Symbol	Min.	Max.	Unit	Note
Digital Supply Voltage	VCI	-0.3	4.6	V	Note1
Digital Interface Supply Voltage	IOVCC	-0.3	4.6	V	-
Operating Temperature	T <sub>OP</sub>	-30	+85	°C	-
Storage Temperature	Tst	-30	+85	°C	-

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

#### **5.2 DC Electrical Characteristics**

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Digital Supply Voltage	VDD/VCI	2.5	2.8	3.6	V
Digital Interface Supply Voltage	IOVCC	1.65	1.8	3.6	
Normal Mode Current	ICC		35	70	mA
Loyal Input Valtage	ViH	0.7* lovcc	1	lovcc	V
Level Input Voltage	VIL	GND	-	0.3* lovcc	٧
Loyal Output Valtage	V <sub>OH</sub>	0.8*lovcc		lovcc	V
Level Output Voltage	Vol	GND		0.2*lovcc	V


## **5.3 LED Backlight Characteristics**

The Backlight system is edge-lighting type with 8 chips LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	lF	-	20		mA	
Forward Voltage	VF		22.23	22.4	V	-
LCM Luminance	LV	450	500		cd/m2	IF=20mA
(I <sub>F</sub> =20mA)						
LED Lifetime	Hr		50000		Hour	Note1,2
Uniformity	Avg	80			%	Note3


Note1: LED Lifetime can be defined as the time in which it continues to operate under the condition: Ta=25°C ± 3°C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note 2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=20mA. The LED lifetime could be decreased if operating IL is larger than 20mA. The constant current driving method is suggested.



B/L Circuit


Note (3) Luminance Uniformity of these 9 points is defined as below:



Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 

 $Luminance = \frac{Total\ Luminance\ of\ 9\ points}{9}$ 

## 6. AC Characteristics



VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25 °C

B	Oursels al			11-4			
Parameter	Symbol	MIN	TYP	MAX	Unit		
Operation	Operation Voltage for MIPI Receiver						
Low power mode operating voltage	V <sub>LPH</sub>	1.1	1.2	1.3	٧		
MIPI Character	ristics for High	Speed Recei	iver				
Single-ended input low voltage	VILHS	-40	-	-	mV		
Single-ended input high voltage	VIHHS	-	-	460	mV		
Common-mode voltage	VCMRXDC	70	-	330	mV		
Differential input impedance	ZID	80	100	125	ohm		
MIPI Charact	teristics for Lo	w Power Mod	le				
Pad signal voltage range	Vı	-50	-	1350	mV		
Logic 0 input threshold	VIL	0-	-	550	mV		
Logic 1 input threshold	VIН	880	-	1350	mV		
Output low level	Vol	-50	-	50	mV		
Output high level	Vон	1.1	1.2	1.3	٧		

## 7. MIPI Interface Characteristics :

## 7.1 High Speed Mode



Figure 4 DSI clock channel timing

Figure 5 Rising and falling time on clock and data channel

 $VDDI=1.8, VDD=2.8, AGND=DGND=0V, \ Ta=25\ ^{\circ}C$ 

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-CLK+/-	2xUI <sub>INSTA</sub>	Double UI instantaneous	2.5	25	ns	
DSI-CLK+/-	UI <sub>INSTA</sub> UI <sub>INSTB</sub>	UI instantaneous halfs	1.25	12.5	ns	UI = UI <sub>INSTA</sub> = UI <sub>INSTB</sub>
DSI-Dn+/-	tDS	Data to clock setup time	0.15	-	UI	
DSI-Dn+/-	tDH	Data to clock hold time	0.15	-	UI	

Table 7 Mipi Interface- High Speed Mode Timing Characteristics

#### 7.2 Low Power Mode




Figure 6 Bus Turnaround (BTA) from display module to MPU Timing




Figure 7 Bus Turnaround (BTA) from MPU to display module Timing

VDDI=1.8	UDD-20	ACMID-	DOMESTICAL PROPERTY OF THE PARTY OF THE PART	7-2500

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
		Length of LP-00,LP-01,				
DSI-D0+/-	TLPXM	LP-10 or LP-11 periods	50	75	ns	Input
		MPU→Display Module				
		Length of LP-00,LP-01,				
DSI-D0+/-	TLPXD	LP-10 or LP-11 periods	50	75	ns	Output
		MPU→Display Module				
DSI-D0+/-	TTA-SURED	Time-out before the MPU	TLPXD	2xT <sub>LP</sub>	ns	Output
D31-D0+/-	TIA-SURED	start driving	TLPXD	XD	115	Output
DSI-D0+/-	TTA-GETD	Time to drive LP-00 by	EvT	LPXD	ns	loout
D31-D0+/-	I IA-GEID	display module	381	LPXD	115	Input
DOLDO! TT4 00D		Time to drive LP-00 after	AuT	LPXD	ne	Output
DSI-D0+/-	TTA-GOD	turnaround request-MPU	4X I	LPXD	ns	Output

Table 8 Mipi Interface Low Power Mode Timing Characteristics

#### 7.3 DSI Bursts Mode




Figure 7 Data lanes-Low Power Mode to/from High Speed Mode Timing





Figure 8 Clock lanes- High Speed Mode to/from Low Power Mode Timing

VDDI=1.8, VDD=2.8, AGND=DGND=0V, Ta=25 ℃

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
Low Power Mode to High Speed Mode Timing						
DSI-Dn+/-	TLPX	Length of any low power state period	50	-	ns	Input
DSI-Dn+/-	THS-PREPARE	Time to drive LP-00 to prepare for HS transmission	40+4 UI	85+6 UI	ns	Input
DSI-Dn+/-	THS-TERM-EN	Time to enable data receiver line termination measured from when Dn crosses VILMAX	-	35+4 UI	ns	Input
DSI-Dn+/-	THS-PREPARE + THS-ZERO	THS-PREPARE + time to drive HS-0 before the sync sequence	140+ 10UI	-	ns	Input
	H	High Speed Mode to Low Power Mo	ode Timi	ng		
DSI-Dn+/-	THS-SKIP	Time-out at display module to ignore transition period of EoT	40	55+4 UI	ns	Input
DSI-Dn+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-Dn+/-	THS-TRAIL	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60+4 UI	-	ns	Input
	Hig	h Speed Mode to/from Low Power	Mode Ti	ming		
DSI-CLK+/-	TCLK-POS	Time that the MPU shall continue sending HS clock after the last associated data lane has transition to LP mode	60+5 2UI	-	ns	Input
DSI-CLK+/-	TCLK-TRAIL	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns	Input
DSI-CLK+/-	THS-EXIT	Time to drive LP-11 after HS burst	100	-	ns	Input
DSI-CLK+/-	TCLK-PREPARE	Time to drive LP-00 to prepare for HS transmission	38	95	ns	Input
DSI-CLK+/-	TCLK-TERM-EN	Time-out at clock lan display module to enable HS transmission	-	38	ns	Input
DSI-CLK+/-	TCLK-PREPARE + TCLK-ZERO	Minimum lead HS-0 drive period before starting clock	300	-	ns	Input
DSI-CLK+/-	TCLK-PRE	Time that the HS clock shall be driven prior to any associated data lane beginning the transition from LP to HS mode	8UI	-	ns	Input
DSI-CLK+/-	TEOT	Time form start of TCLK-TRAIL period to start of LP-11 state	-	105n s+12 UI	ns	Input

## 7.4 Reset Timing:



## **Reset Timing**

Related Pins	Symbol	Parameter	MIN	MAX	Unit
	TRW	Reset pulse duration	10	-	us
RESX	TDT	Deset sensel	-	5 (Note 1, 5)	ms
	TRT	Reset cancel		120(Note 1, 6, 7)	ms


## **Reset Timing**

#### Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
  - 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
  - 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

## 8. LCD Module Out-Going Quality Level

#### **8.1 VISUAL & FUNCTION INSPECTION STANDARD**

### 8.1.1 Inspection conditions


Inspection performed under the following conditions is recommended.


Temperature: 25°C ± 5°C Humidity: 65%±10%RH

Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30-50cm





Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Zone D: IC Bonding Area

Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

## 8.1.3 Sampling Plan

According to GB/T 2828-2012 ; , normal inspection, Class  $\,\,{\rm II}\,\,$  AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display, LCM: Liquid Crystal Module,

No	Items to be inspected	Criteria	Classification of defects
		1) No display, Open or miss line	
1	Functional defects	2) Display abnormally, Short	
'	Full clional defects	3) Backlight no lighting, abnormal lighting.	
		etc	Major
2	Missing	Missing components and etc	,
		Overall outline dimension beyond the drawing	
3	Outline dimension	is not allowed,deformation and etc	
4	Color tone	Color unevenness, refer to limited sample	
		Light dot,Dim spot,(Note1)	
5	Spot/Line defect	Polarizer Air Bubble,	
		Polarizer accidented spot and etc.	Minor
6	Soldering appearance	Good soldering , Peeling off is not allowed	
U	Soldering appearance	and etc.	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

## Note1:

- a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.
- b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

## 8.1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height	(1) The edge of LCD broken	
L: Length of ITO,		X Y Z
T: Height of LCD		≤3.0mm <inner border="" line="" of="" seal="" td="" the="" ≤t<=""></inner>
	(2)LCD corner broken	X         Y         Z           ≤3.0mm         ≤L         ≤T
	(3) LCD crack	Crack Not allowed

Spot defect

2.0 Φ=(X+Y)/2

① light dot (black/white spot, pinhole, stain, etc.)

Zone	Acceptable Qty				
Size (mm)	A	В	С		
Ф≤0.15	Ignore				
0.15<Φ≤0.25	3(distance ≧ 10mm)	lanoro			
0.25<Φ≤0.4	2(distance ≧ 10mm)	Ignore			
Ф>0.4	0				

② Dim spot ( light leakage、dent、dark spot, etc )

Zone	Acceptable Qty				
Size (mm)	A B C				
Ф≤0.15	Ignore				
0.15<Φ≤0.25	3( distance ≧ 10mm)	3( distance≧10mm) Ignore			
0.25<Φ≤0.4	2( distance ≧ 10mm)	ignore			
Ф>0.4	0				

3 Polarizer accidented spot

Zone	Acceptable Qty			
Size (mm)	А	С		
Ф≤0.2	Ignore			
0.2<Φ≤0.5	2( distance ≧ 10mm)		Ignore	
Ф>0.5	0			

Zone	Acceptable Qty				
Size (mm)	A B C				
Ф≤0.2	Ignore				
0.2<Φ≤0.4	3(distance≧ 10mm)		Ignore		
Ф>0.4	0		_		

3.0 LCD Pix	el defect Pixel bad p	Pixel bad points				
	Item	Zone A	Acceptable Qty			
		Random	N≤2			
	Bright do	2 dots adjacent	N≤0			
		3 dots adjacent	N≤0			
		Random	N≤2			
	Dark dot	2 dots adjacent	N≤0			
		3 dots adjacent	N≤0			
	Distance	<ol> <li>Minimum Distance Between Bright dots.</li> <li>Minimum Distance Between dark dots</li> <li>Minimum Distance Between dark and bright dot.</li> </ol>	5mm			
	Total brigh	t and dark dot	N≤4			
	Note:	Note:				
	A) Bright d	ot: Dots appear bright and unchange	ed in size in which			
	LCD par	nel is displaying under black pattern.				
	B) Dark do	B) Dark dot: Dots appear dark and unchanged in size in which LCI				
	panel is	displaying under pure red, green, blu	e picture.			
	C) 2 dot ad Picture:	C) 2 dot adjacent = 1 pair = 2 dots Picture:				
	2 dot ad	2 dot adjacent 2 dot adjacen				
	2 dot adjace	ent (vertical) 2 dot adjacent	(slant)			

	Line defect (LCD					
4.0	/Polarizer backlight	Width(mm)	Length(mm)	Acceptable Qty		
	black/white line,			Α	В	С
	scratch, stain)	Ф≤0.05	Ignore	Ignore		
	Φ	0.05 <w≤0.06< td=""><td>L≤4.0</td><td colspan="2">N≤3 Ignor</td><td>Ignore</td></w≤0.06<>	L≤4.0	N≤3 Ignor		Ignore
	Ψ W W: width, L: length	0.06 <w≤0.08< td=""><td>L≤3.0</td><td>N≤2</td><td colspan="2"></td></w≤0.08<>	L≤3.0	N≤2		
	N : Count	W>0.08 Define as spot defect				
5.0	Electronic Compone nts SMT.	Not allow missing parts, solderless connection, cold solder joint, mis match, The positive and negative polarity opposite				
6.0	Display color& Brigh tness.	<ol> <li>Color: Measuring the color coordinates, The measurement standar d according to the datasheet or samples.</li> <li>Brightness: Measuring the brightness of White screen, The measu rement standard according to the datasheet or Samples.</li> </ol>				
7.0	LCD Mura/Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.				

## Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

9. Reliability Test Result

Item	Condition	Inspection after test	
High Temperature Operating	+85°C,96h		
Low Temperature Operating	-30°C, 96h	Inspection after	
High Temperature Storage	+85°C, 96h	2~4hours storage	
Low Temperature Storage	-30°C, 96h	at room temperature,	
High Temperature &  High Humidity Operating	+60°C, 90% RH ,96h	the sample shall be free from defects:	
Thermal Shock (Non-operation)	-30°C,30 min ↔ +80°C, 30 min,  Change Time: 5min 20CYC.	1. Air bubble in the LCD;	
ESD test	C=150pF, R=330, 5points/panel Air:±8kV, 5times; Contact:±6kV, 5 times;	<ul><li>2. Non-display;</li><li>3. Missing segments</li><li>4. Glass crack;</li><li>5. Current IDD is</li></ul>	
	(Environment: 15°C~35°C, 30%~60%).		
Vibration (Non-operation)	Frequency range: 10~55Hz, Stroke: 1.5mm  Sweep:10Hz~55Hz~10Hz 2hours for each direction of X.Y.Z.  (6 hours for total) (Package condition).	twice higher than initial value.	
Box Drop Test	1 Corner 3 Edges 6 faces, 80cm (MEDIUM BOX)		

#### Remark:

- 1. The test samples should be applied to only one test item.
- 2. Sample size for each test item is 5~10pcs.
- 3. For Damp Proof Test, Pure water (Resistance >  $10M\Omega$ ) should be used.
- 4. In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.

## 10. Cautions and Handling Precautions

### 10.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly. Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.

  If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
  Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride.
  It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.

#### 10.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
  It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.