

04.01.2025

# **Revision History**

Date	Rev. No.	Page	Summary
04.01.2025	0	ALL	FIRST ISSUE

# Contents

1.	Block Diagram	5
2.	Outline Dimension	6
3.	Input terminal Pin Assignment	7
4.	LCD Optical Characteristics	9
	4.1 Optical specification	9
	5.1 Absolute Maximum Rating (Ta=25 VSS=0V)	12
	5.2 DC Electrical Characteristics	12
	5.3 LED Backlight Characteristics	13
6.	AC Characteristics	15
	6.1 Serial Interface Characteristics (3-Line Serial):	15
	6.2 RGB Interface Characteristics:	16
	6.3 Reset Input Timing:	17
	6.4 RGB Interface	19
	6.4.1 RGB Color Format	20
	6.4.2 RGB Interface Definition	21
	6.4.3 RGB Interface Mode Selection	22
7.	LCD Module Out-Going Quality Level	24
	7.1 VISUAL & FUNCTION INSPECTION STANDARD	24
	7.1.1 Inspection conditions	24
	7.1.2 Definition	24
	7.1.3 Sampling Plan	25
9.	Cautions and Handling Precautions	31
	9.1 Handling and Operating the Module	31
	9.2 Storage and Transportation.	31

### \* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses am orphous silicon TFT as a switching device. This model is composed of a transmissive type TFT-LCD Panel, driver circuit, backlight unit. The resolution of a 2.86" TFT-LCD contains 376xRGBx960 pixels, and can display up to 16.7 Million colors.


### \* Features

General Information	Specification	Unit	Note
Items	Main Panel	Unit	Note
Display Area(AA)	26.51 x 67.68 (2.86 Inch)	mm	-
Driver Element	TFT Active Matrix	-	-
Display Colors	16.7 Million	colors	-
Number of Pixels	376 x RGB x 960	dots	-
Pixel Arrangement	RGB Vertical Stripe	-	-
Pixel Pitch	0.0235 x 0.0705	mm	-
Viewing Angle	ALL	o'clock	-
Controller IC	ST7701S (Sitronix)	-	-
LCM Interface	SPI, 24/18-BIT-RGB	-	-
Display Mode	IPS, Transmissive / Normally Black	-	-
Operating Temperature	-20°C ~ +70°C	°C	-
Storage Temperature	-30°C ~ +80°C	°C	-


### \* Mechanical Information

ltem		Min.	Тур.	Max.	Unit	Note
Module Size	Horizontal(H)	-	31.20	-	mm	-
	Vertical(V)	-	76.60	-	mm	-
	Depth(D)	-	2.13	-	mm	-
Weight		-	10	-	g	-

## 1. Block Diagram



### 2. Outline Dimension



# 3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	VCI	Supply voltage (3.3V).	Р
3	IOVCC	Supply Voltage (Logic) (1.8~3.3V).	Р
4	SDO	Serial data output pin used for the SPI Interface. Leave the pin open when not in use.	0
5	SDI	SDI: Serial data input/output bidirectional pin for SPI Interfac e.	I/O
6	SCL	SDI: Serial data input/output bidirectional pin for SPI Interfac e.	I
7	CS	- A chip select signal Low: the chip is selected and accessible High: the chip is not selected and not accessible	I
8	RESET	<ul> <li>The external reset input</li> <li>Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power.</li> </ul>	I
9-32	DB23-DB0	24-bit parallel data bus for RGB Interface. Fix to IOVCC or GND level when not in use.	I/O
33	DE	Data enable signal for RGB interface operation Low: access enabled High: access inhibited Fix to IOVCC or GND level when not in use.	I
34	PCLK	Dot clock signal for RGB interface operation	Ι
35	HSYNC	Line synchronizing signal for RGB interface operation	I
36	VSYNC	Frame synchronizing signal for RGB interface operation	I
37	GND	Ground.	Р
38	XR/NC	Touch panel Right Glass Terminal. Leave the pin open when not in use.	A/D
39	YD/NC	Touch panel Bottom Film Terminal. Leave the pin open when not in use.	A/D
40	XL/NC	Touch panel LIFT Glass Terminal. Leave the pin open when not in use.	A/D
41	YU/NC	Touch panel Top Film Terminal. Leave the pin open when not in use.	A/D

42	NC	No connection.	-
43	LEDA	Anode pin of backlight.	Р
44	NC	No connection.	-
45	LEDK	Cathode pin of backlight.	Р

# 4. LCD Optical Characteristics

## 4.1 Optical specification

Item		Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast	Ratio	CR		1000	1500			*(1)(2)
Response	Rising	T <sub>R</sub>						*(1)(2)
Time	Falling	T <sub>F</sub>			30	35	msec	*(1)(3)
Color Gamut		S(%)			50.61		%	*
	Whit	Wx	Θ=0		0.3252			
	е	W <sub>Y</sub>	Normal		0.3562			
	Red	Rx	Viewing		0.5915		-	*(1) (4)
Color Filter		R <sub>Y</sub>	Angle	-0.04	0.3625	+0.04		CA-310
Chromacicity	Gree	Gx			0.3406			Test
	n	G <sub>Y</sub>			0.5739			
		B <sub>x</sub>			0.1504			
	Blue	By			0.0959			
		Θι		75	85			
	Hor.	Θr		75	85			*(4) (4)
Viewing Angle		Θυ	CR>10	75	85		-	*(1) (4)
	Ver.	ΘD		75	85			
Option View Dir	ection				ALL			

\*The data comes from the LCD specification.


### **Measuring Condition**

Measuring surrounding: dark room Ambient temperature: 25°C±2°C 15min. warm-up time.

### **Measuring Equipment**


FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1): Definition of Viewing Angle :




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

CR = Luminance with all pixels white Luminance with all pixels black



Note (3): Response Time

Note (4): Definition of optical measurement setup



## **5. TFT Electrical Characteristics**

## 5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCI	-0.3	4.6	V
Digital Interface Supply Voltage	IOVCC	-0.3	4.6	V
Operating Temperature	T <sub>OP</sub>	-20	+70	°C
Storage Temperature	Tst	-30	+80	°C

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

### **5.2 DC Electrical Characteristics**

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.5	2.8	3.6	V	
Digital interface supple Voltage	IOVCC	1.65	1.8	3.3	V	
Normal mode Current consumption	IDD		30		mA	
	Vін	0.7 IOVCC		IOVCC	V	
Level input voltage	VIL	-0.3		0.3 IOVCC	V	
	Vон	0.8* IOVCC		IOVCC	V	
Level output voltage	Vol	GND		0.2 IOVCC	V	

### 5.3 LED Backlight Characteristics


The Backlight system is edge-lighting type with 4 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	lF		80		mA	
Forward Voltage	VF		3.2		V	
LCM Luminance	Lv	500	550		cd/m2	Note3
LED Lifetime	Hr	50000			Hour	Note1,2
Uniformity	AVg	80			%	Note3


Note (1) LED Lifetime can be defined as the time in which it continues to operate under the condition: Ta=25°C±3°C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=80mA. The LED lifetime could be decreased if operating IL is larger than 80mA.

The constant current driving method is suggested.



NOTE 3: Luminance Uniformity of these 9 points is defined as below:




Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 

## 6. AC Characteristics

### 6.1 Serial Interface Characteristics (3-Line Serial):

*IOVCC=1.8V,VCI=2.8V,Ta=25°C* 




### **3-Line Serial Interface Timing Characteristics**

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T <sub>css</sub>	Chip select setup time (write)	15		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns	
CSX	T <sub>CSS</sub>	Chip select setup time (read)	60		ns	
	T <sub>SCC</sub>	Chip select hold time (read)	60		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns	
	T <sub>SCYCW</sub>	Serial clock cycle (Write)	66		ns	
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	15		ns	
SCL	T <sub>SLW</sub>	SCL "L" pulse width (Write)	15		ns	
J SOL	T <sub>SCYCR</sub>	Serial clock cycle (Read)	150		ns	
	T <sub>SHR</sub>	SCL "H" pulse width (Read)	60		ns	
	T <sub>SLR</sub>	SCL "L" pulse width (Read)	60		ns	
SDA	T <sub>SDS</sub>	Data setup time	10		ns	
(DIN)	T <sub>SDH</sub>	Data hold time	10		ns	

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.


### 6.2 RGB Interface Characteristics:



## **RGB Interface Timing Characteristics**

Signal	Symbol	Parameter		MAX	Unit	Description
HSYNC, VSYNC	T <sub>SYNCS</sub>	VSYNC, HSYNC Setup Time	5	-	ns	
ENABLE	T <sub>ENS</sub>	Enable Setup Time	5	-	ns	
ENABLE	T <sub>ENH</sub>	Enable Hold Time	5	-	ns	
	PWDH	DOTCLK High-level Pulse Width	15	-	ns	
DOTCLK	PWDL	DOTCLK Low-level Pulse Width	15	-	ns	
DOTCLK	T <sub>CYCD</sub>	DOTCLK Cycle Time	33	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	15	ns	
DB	T <sub>PDS</sub>	PD Data Setup Time	5	-	ns	
	T <sub>PDH</sub>	PD Data Hold Time	5	-	ns	

### 6.3 Reset Input Timing:



### **Reset Timing**

Related Pins	Symbol	ymbol Parameter		MAX	Unit
	TRW	Reset pulse duration	10	-	us
RESX	TDT Beest sensel	-	5 (Note 1, 5)	ms	
	TRT	Reset cancel	Reset cancel		120(Note 1, 6, 7)

### **Reset Timing**

#### Notes:


1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action	
Shorter than 5us	Reset Rejected	
Longer than 9us	Reset	
Between 5us and 9us	Reset starts	

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.

4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.

7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for

120msec.

## 6.4 RGB Interface

The ST7701 support RGB interface Mode 1 and Mode 2. The interface signals as shown in ST7701S datasheet table 6.3.1.The Mode 1 and Mode 2 function is select by setting in the Command 2, please reference application note.In RGB Mode 1, writing data to line buffer is done by PCLK and Video Data Bus (D[23:0]), when DE is high state.

The external clocks (PCLK, VS and HS) are used for internal displaying clock. So, controller must always transfer PCLK, VS and HS signal to ST7701.In RGB Mode 2, back porch of Vsync is defined by VBP[5:0] of RGBPRCTR command. And back porch of Hsync is defined by HBP[5:0] of RGBPRCTR command. Front porch of Vsync is defined by VFP[5:0] of RGBPRCTR command. And front porch of Hsync is defined by HFP[5:0] of RGBPRCTR command.

RGB I/F Mode	PCLK	DE	VS	HS	DB[23:0]	Register for Blanking Porch setting
RGB Mode 1	Used	Used	Used	Used	Used	Not Used
RGB Mode 2	Used	Not Used	Used	Used	Used	Used

Symbol	Name	Description
PCLK	Pixel clock	Pixel clock for capturing pixels at display interface
HS	Horizontal sync	Horizontal synchronization timing signal
VS	Vertical sync	Vertical synchronization timing signal
DE	Data enable	Data enable signal (assertion indicates valid pixels)
DB[23:0]	Pixel data	Pixel data in 16-bit, 18-bit and 24-bit format

The Interface Signals of RGB Interface

## 6.4.1 RGB Color Format


ST7701 supports two kinds of RGB interface, DE mode (mode 1) and HV mode (mode 2), and 16bit/18bit and 24 bit data format. When DE mode is selected and the VSYNC, HSYNC, DOTCLK, DE, D[17:0] pins can be used; when HV mode is selected and the VSYNC, HSYNC, DOTCLK, D[17:0] pins can be used. When using RGB interface, only serial interface can be selected.

Pad name	24 bits configuration VIPF[3:0]=0111	18 bits cor VIPF[3:	16 bits configuration VIPF[3:0]=0101	
		MDT=0	MDT=1	
DB[23]	R7	Not used	Not used	Not used
DB[22]	R6	Not used	Not used	Not used
DB[21]	R5	R5	Not used	Not used
DB[20]	R4	R4	Not used	R4
DB[19]	R3	R3	Not used	R3
DB[18]	R2	R2	Not used	R2
DB[17]	R1	R1	R5	R1
DB[16]	R0	R0	R4	Ro
DB[15]	G7	Not used	R3	Not used
DB[14]	G6	Not used	R2	Not used
DB[13]	G5	G5	R1	G5
DB[12]	G4	G4	Ro	G4
DB[11]	G3	G3	G5	G3
DB[10]	G2	G2	G4	G2
DB[09]	G1	G1	G3	G1
DB[08]	G0	G0	G2	G0
DB[07]	B7	Not used	G1	Not used
DB[06]	B6	Not used	Go	Not used
DB[05]	B5	B5	B5	Not used
DB[04]	B4	B4	B4	B4
DB[03]	B3	B3	B3	B3
DB[02]	B2	B2	B2	B2
DB[01]	B1	B1	B1	B1
DB[00]	BO	BO	Bo	Bo

The interface color mapping of RGB interface

## 6.4.2 RGB Interface Definition

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC, and DOTCLK signals. The data can be written only within the specified area with low power consumption by using window address function. The back porch and front porch are used to set the RGB interface timing.



DRAM Access Area by RGB Interface

Parameter	Symbol	Min.	Тур.	Max.	Unit
DCLK frequency	FCLK		(30)		MHz
Horizontal display area	HDISP		376		Clock
Horizontal Sync. Width	hpw	1	10		Clock
Horizontal Sync. Back Porch	hbp	1	30	-	Clock
Horizontal Sync. Front Porch	hfp	1	56		Clock
Vertical display area	VDISP		960		Line
Vertical Sync. Width	VS	1	10		Line
Vertical Sync. Back Porch	vbp	1	30		Line
Vertical Sync. Front Porch	vfp	1	60		Line
Frame-Rate			60		Hz

Please refer to the following	toble for the estima	limitation of DCD	interface signals
Please reler to the following	i lable for the settino	пппалон ог къв	intenace signals.

Note: Typical value are related to the setting frame rate is 60Hz..

### 6.4.3 RGB Interface Mode Selection


ST7701 supports two kinds of RGB interface, DE mode and HV mode. The table shown below uses command C3h to

select RGB interface mode.

DE/Sync	RGB Mode
0	DE mode
1	HV mode

## 6.4.4 RGB Interface Timing


The timing chart of RGB interface DE mode is shown as follows.



Note: The setting of front porch and back porch in host must match that in IC as this mode.

#### Timing Chart of Signals in RGB Interface DE Mode

The timing chart of RGB interface HV mode is shown as follows.







## 7. LCD Module Out-Going Quality Level

## 7.1 VISUAL & FUNCTION INSPECTION STANDARD

### 7.1.1 Inspection conditions



#### 7.1.2 Definition



Zone A : Effective Viewing Area(Character or Digit can be seen)

Zone B : Viewing Area except Zone A

Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer .)

Note: As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

### 7.1.3 Sampling Plan

According to GB/T 2828-2012, normal inspection, Class  $\rm II$  AQL:

Major Defect	Minor Defect
0.65	1.5

LCD: Liquid Crystal Display, LCM: Liquid Crystal Module,

No	Items to be inspected	Criteria	Classification of defects
		1) No display, Open or miss line	
1	Functional defects	2) Display abnormally, Short	
		3) Backlight no lighting, abnormal lighting.	
		etc	Major
2	Missing	Missing components and etc	5
_	Outline dimension	Overall outline dimension beyond the drawing	
3		is not allowed,deformation and etc	
4	Color tone	Color unevenness, refer to limited sample	
		Light dot,Dim spot,(Note1)	
5	Spot/Line defect	Polarizer Air Bubble,	
		Polarizer accidented spot and etc.	Minor
6	Soldering appearance	Good soldering , Peeling off is not allowed	
U	Soldering appearance	and etc.	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

Note1:

- a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.
- b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

### 7.1.4 Criteria (Visual)


Number	Items	Criteria(mm)
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height	(1) The edge of LCD broken	
L: Length of ITO,		X Y Z
T: Height of LCD		≤3.0mm <inner border="" line="" of<br="">the seal ≤T</inner>
	(2)LCD corner broken	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
	(3) LCD crack	Crack Not allowed


# **Product Specification**

В

С

Ignore





В

С

Ignore

3.0	LCD Pixel defect	Pixel bad points				
		Item	Zone A	Acceptable Qty		
			Random	N≤2		
		Bright dot	2 dots adjacent	N≤0		
			3 dots adjacent	N≤0		
			Random	N≤2		
		Dark dot	2 dots adjacent	N≤0		
			3 dots adjacent	N≤0		
		Distance	<ol> <li>Minimum Distance Between Bright dots.</li> <li>Minimum Distance Between dark dots</li> <li>Minimum Distance Between dark and bright dot.</li> </ol>	5mm		
		Total bright a	N≤4			
		Note:				
		A) Bright dot: Dots appear bright and unchanged in size in which				
		LCD panel is displaying under black pattern.				
		B) Dark dot: Dots appear dark and unchanged in size in which LCD				
		panel is displaying under pure red, green, blue picture.				
		C) 2 dot adja Picture:	cent = 1 pair = 2 dots			
		2 dot adja	cent 2 dot adjacent			
		2 dot adjacer	nt (vertical) 2 dot adjacent (	slant)		

	Line defect (LCD						
4.0	/Polarizer backlight	Width(mm)	Length(mm)	Acceptable Qty			
	black/white line,			А	В	С	
	scratch, stain)	Ф≤0.03	Ignore	Ignore			
	$\overline{\Phi}$ W W: width, L : length	0.03 <w≤0.04< td=""><td>L≤3.0</td><td colspan="2">N≤2 Ignore</td><td>Ignore</td></w≤0.04<>	L≤3.0	N≤2 Ignore		Ignore	
		0.04 <w≤0.05< td=""><td>L≤2.0</td><td>N≤1</td><td></td><td colspan="2"></td></w≤0.05<>	L≤2.0	N≤1			
	N : Count	W>0.05		Define as spot defect			
5.0	Electronic Compone nts SMT.	Not allow missing parts, solderless connection, cold solder joint, mis match, The positive and negative polarity opposite					
6.0	Display color& Brigh tness.	<ol> <li>Color: Measuring the color coordinates, The measurement standar d according to the datasheet or samples.</li> <li>Brightness: Measuring the brightness of White screen, The measu rement standard according to the datasheet or Samples.</li> </ol>					
7.0	LCD Mura/Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judge by limit sampl e if necessary.					

### Criteria (functional items)

Number	Items	Criteria (mm)	
1	No display	Not allowed	
2	Missing segment	Not allowed	
3	Short	Not allowed	
4	Backlight no lighting	Not allowed	

## 8. Reliability Test Result

Remark:

Item	Condition	Inspection after test		
High Temperature Operating	+70°C, 96h			
Low Temperature Operating	-20°C, 96h			
High Temperature Storage	+80°C, 96h	Inspection after 2~4hours		
Low Temperature Storage	-30°C, 96h			
High Temperature		storage at room		
& High Humidity Operating	+60°C, 90% RH ,96h	temperature, the sample shall be free from defects:		
Thermal Shock (Non-operation)	-30°C, 30 min ↔ +80°C, 30 min,	<ol> <li>Air bubble in the LCD;</li> <li>Non-display;</li> <li>Missing segments/line;</li> <li>Glass crack;</li> <li>Current IDD is twice</li> </ol>		
	Change time: 5min 20CYC.			
	C=150pF, R=330,5points/panel			
ESD test	Air:±8kV, 5times; Contact:±6kV, 5 times;			
	(Environment: 15°C~35°C, 30%~60%).			
	Frequency range: 10~55Hz, Stroke:1.5mm	higher than initial value.		
Vibration (Non-operation)	Sweep:10Hz~55Hz~10Hz 2 hours for each			
	direction of X.Y.Z. (6 hours for total) (Package			
Box Drop Test 1 Corner 3 Edges 6 faces,80 cm (MED				

- 1. The test samples should be applied to only one test item.
- 2. Sample size for each test item is 5~10pcs.
- 3. For Damp Proof Test, Pure water (Resistance >  $10M\Omega$ ) should be used.
- 4. In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6. The color fading mura of polarizing filter should not care.

## 9. Cautions and Handling Precautions

### 9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
  - Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

### 9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
   It is highly recommended to store the module with temperature from 0°C to 35°C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed.Formation of dewdrops may cause an abnormal operation or a failure of the module.In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.