# Display Elektronik GmbH

# DATA SHEET

# TFT MODULE

# DEM 360360A VMH-PW-N ROUND 1,8" TFT

**Product Specification** 

Version: 0

# **Revision History**

Date	Rev. No.	Page	Summary
17.01.2025	0	ALL	FIRST ISSUE

# Contents

1.	Block Diagram	5
2.	Outline Dimension	6
3.	Input terminal Pin Assignment	7
4.	LCD Optical Characteristics	9
	4.1 Optical Specification	9
5.	Electrical Characteristics	12
	5.1 Absolute Maximum Rating	12
	5.2 DC Electrical Characteristics	12
	5.3 LED Backlight Characteristics	13
6.	AC Characteristic	15
	6.1 8080 Series MCU Parallel Interface Characteristics: 8-bit Bus	15
	6.2 Serial Interface Characteristics (3-Line Serial):	17
	6.3 Serial Interface Characteristics (4-Line Serial):	18
	6.4 QSPI Interface Characteristics:	19
	6.5 Reset Timing Characteristics	20
7.	LCD Module Out-Going Quality Level	22
	7.1 VISUAL & FUNCTION INSPECTION STANDARD	22
	7.1.1 Inspection Conditions	22
	7.1.2 Definition	22
	7.1.3 Sampling Plan	23
	7.1.4 Criteria (Visual)	24
8.	Reliability Test Result	28
9.	Cautions and Handling Precautions	29
	9.1 Handling and Operating the Module	29
	9.2 Storage and Transportation.	29

## \* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amo rphous silicon TFT as a switching device. This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, backlight unit. The resolution of a 1.8" TFT-LCD contains 360xRGBx360 Pixels, and can display up to 262k colors.


#### \* Features

General Information	Specification	llait	Note	
Items	Main Panel	Unit	Note	
Display Area(AA)	45.684 x 45.684 (1.8 Inch)	mm	-	
Driver Element	TFT Active Matrix	-	-	
Display Colors	262k	colors	-	
Number of Pixels	360 x RGB x 360	dots	-	
Pixel Arrangement	RGB Vertical Stripe	-	-	
Pixel Pitch	0.1269 x 0.1269	mm	-	
Viewing Angle	ALL	o'clock	-	
Controller IC	ST77916 (Sitronix)	-	-	
LCM Interface	8-BIT-MCU, QSPI, 3/4 SPI	-	-	
Display Mode	IPS, Transmissive / Normally Black	-	-	
Operating Temperature	-20°C ~ +70°C	°C	-	
Storage Temperature	-30°C ~ +80°C	°C	-	


#### \* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	-	48.08	-	mm	-
Module Size	Vertical(V)	-	49.95	-	mm	-
Size	Depth(D)	-	1.94	-	mm	-
	Weight	-	7	-	g	-

# 1. Block Diagram



#### 2. Outline Dimension



# 3. Input terminal Pin Assignment

NO	SYMBOL	DISCR	DISCRIPTION							
1	LEDK	Cathod	Cathode pin of backlight							
2	NC		_							
3	LEDA	Anode	pin of	back	light		Р			
4	NC									
5	GND	Ground	l.				Р			
		The S	Syste	em ir	nterface mode s	select.				
6	IM0	IN2	INI	INO	Interface type	DB Pin in use	I			
		0	1	0	2 data lane serial I/F	D[1:0]P(SDA1、SDA2)				
7	IM1	0	1	1	QSPI I/F	Single: DOP(SDAO) Dual: D[1:0]P(SDAO, SDA1) Quad: D[3:0]P(SDAO, SDA1, SDA2, SDA3)	I			
		0	0	0	3-line 9bit serial I/F	SDA (DOP) SCL CS				
		1	1	0	4-line Sbit serial L/F	SDA (DOP) SCL CSXP DCXP				
8	IM2	1	1	1	80-8bit parallel I/F	D7F-D0P	ı			
		NOTE:	NOTE: If not use PIN, fix to the GND, IOVCC or NC.							
	DECET	This signal will reset the device and must be applied to								
9	RESET	properl	y initi	alize	the chip.					
		-D[1:0]	P are	use	d as MCU parallel	l interface data bus.				
		•			D[7:0]P are used.					
					d as SPI interface					
					0P is used. (SDA	•				
					0P is used. (SDA	•				
10-17	D[7:0]P					used. (SDA1、SDA2)	I/O			
					d as QSPI interfac	ce data bus.				
					sed. (SDA0)	5.40				
					used. (SDA0、S	•				
						SDA1、SDA2、SDA3)				
					ise fix this pin at	TOVEC or GND.				
40	CCVD	•	Chip select pin.							
18	CSXP		Low enable. High disable.							
					MCU parallel inte	rface				
19	RDXP(SCL)				terface. (SCL)	nuoc.	ı			
	. (501)				ise fix this pin at	IOVCC or GND	'			
		-11 HOL	uscu	, picc	oo na uno pin at	TO VOC OF CIAD.	<u> </u>			

# **DEM 360360A VMH-PW-N**

# Product Specification

20	WRXP	Write enable in MCU parallel interface.	1	
20	VVIVXI	-If not used, please fix this pin at IOVCC or GND.	'	
		-Display data/command selection pin in parallel interface.		
		-Display data/command selection pin in 4-line serial interface.		
21	DCXP	(A0)		
21	DCX='1': display data or parameter.			
		DCX='0': command data.		
		-If not used, please fix this pin at IOVCC or GND		
22	GND	Ground.	Р	
23	IOVCC	Supply voltage (1.65-3.3V).	Р	
24	VDD	Supply voltage (3.3V).	Р	
25	GND	Ground.	Р	

# 4. LCD Optical Characteristics

## 4.1 Optical Specification

Item	1	Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contrast Ratio		CR		600	800		OTHE.	
		CR	Θ=0	600	800			(1)(2)
Response	Rising	$T_R+T_F$	Normal Viewing		25	35	msec	
Time	Falling	11(1.11	Angle					(1)(3)
Color Ga	amut	S(%)		60	64.4		%	
	1800	Wx		-0.02	0.266	+0.02		(1)(4)
	White	$W_{Y}$		-0.02	0.286	+0.02		CA-
		R <sub>X</sub>			0.636			310
Color Filter	Red	R <sub>Y</sub>			0.350			
Chromaticity	Green	G <sub>X</sub>		0.04	0.308	.0.04		
		G <sub>Y</sub>		-0.04	0.580	+0.04		
		B <sub>X</sub>			0.145			
	Blue	By			0.073			
		ΘL		80	85			(1)(4)
Viewing	Hor.	ΘR		80	85			
Angle		ΘU	CR>10	80	85	-		
	Ver.	ΘD		80	85	-		
Option View	Direction			ALL				

<sup>\*</sup>The data comes from the LCD specification.

#### **Measuring Condition**


Measuring surrounding: dark room Ambient temperature: 25°C±2°C

15min. warm-up time.

#### **Measuring Equipment**


FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1): Definition of Viewing Angle:




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

Note (3): Response Time



Note (4): Definition of optical measurement setup



#### 5. Electrical Characteristics

#### **5.1 Absolute Maximum Rating**

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	+4.6	V
Digital Interface Supply Voltage	IOVCC	-0.3	+4.6	V
Operating Temperature	Тор	-20	+70	°C
Storage Temperature	Tst	-30	+80	°C

NOTE1: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

#### **5.2 DC Electrical Characteristics**

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.65	2.8	3.3	V	-
Digital Interface Supply Voltage	IOVCC	1.65	1.8	3.3	V	-
Normal Mode Current consumption	IDD		11	22	mA	-
Loyal Imput Valtaga	ViH	0.7*IOVCC	-	IOVCC	V	-
Level Input Voltage	VIL	GND	-	0.3*IOVCC	V	-
Loyal Output Valtage	Vон	0.8*IOVCC	-	IOVCC	V	-
Level Output Voltage	Vol	GND	-	0.2*IOVCC	V	-

#### 5.3 LED Backlight Characteristics


The backlight system is edge-lighting type with 3 DUAL chips LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	lF		60		mA	-
Forward Voltage	VF	5.4		6.8	V	-
LCM Luminance	LV	700	800		cd/m2	Note3
LED Lifetime	Hr	50000			Hour	Note1,2
Uniformity	Avg	80			%	Note3

Note1: LED Lifetime (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25°C±3°C, typical IL value indicated in the above table until the brightness becomes less than 50%.


Note 2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=60mA. The LED lifetime could be decreased if operating IL is larger than 60mA.

The constant current driving method is suggested.



# BL CIRCUIT DIAGRAM

Note (3) Luminance Uniformity of these 9 points is defined as below:




Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 

 $Luminance = \frac{Total\ Luminance\ of\ 9\ points}{9}$ 

## 6. AC Characteristic


#### 6.1 8080 Series MCU Parallel Interface Characteristics: 8-bit Bus




VDDI=1.65 to 3.3V, VDD=2.65 to 3.3V, GND=RGND=0V, Ta=25℃

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	Tast	Address setup time	0		ns	
DICX	T <sub>AHT</sub>	Address hold time (Write/Read)	10		ns	-
	T <sub>CHW</sub>	Chip select "H" pulse width	0		ns	
	Tcs	Chip select setup time (Write)	15		ns	
CSX	T <sub>RCS</sub>	Chip select setup time (Read ID)	45		ns	
CSA	T <sub>RCSFM</sub>	Chip select setup time (Read FM)	355		ns	-
	T <sub>CSF</sub>	Chip select wait time (Write/Read)	10		ns	
	Тсѕн	Chip select hold time	10		ns	
	Twc	Write cycle	30		ns	
WRX	T <sub>WRH</sub>	Control pulse "H" duration	14		ns	
	T <sub>WRL</sub>	Control pulse "L" duration	14		ns	
	T <sub>RC</sub>	Read cycle (ID)	160		ns	
RDX (ID)	$T_{RDH}$	Control pulse "H" duration (ID)	90		ns	When read ID data
	$T_{RDL}$	Control pulse "L" duration (ID)	45		ns	
RDX	T <sub>RCFM</sub>	Read cycle (FM)	450		ns	When read from
(FM)	T <sub>RDHFM</sub>	Control pulse "H" duration (FM)	90		ns	frame memory

	T <sub>RDLFM</sub>	Control pulse "L" duration (FM)	355		ns	
	Tost	Data setup time	10		ns	
	T <sub>DHT</sub>	Data hold time	10		ns	
D[7:0]	T <sub>RAT</sub>	Read access time (ID)		40	ns	For CL=30pF
	T <sub>RATFM</sub>	Read access time (FM)		340	ns	
	T <sub>ODH</sub>	Output disable time	20	80	ns	



Rising and Falling Timing for I/O Signal




Write-to-Read and Read-to-Write Timing

#### Note:

The rising time and falling time (Tr, Tf) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI/IOVCC for Input signals.

### 6.2 Serial Interface Characteristics (3-Line Serial):




VDDI=1.65 to 3.3V, VDD=2.65 to 3.3V, GND=RGND=0V, Ta=25℃

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T <sub>CSS</sub>	Chip select setup time (write)	15		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns	
CSX	T <sub>CSS</sub>	Chip select setup time (read)	60		ns	
	Tscc	Chip select hold time (read)	65		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns	
	Tscycw	Serial clock cycle (Write)	16		ns	
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	7		ns	
SCL	T <sub>SLW</sub>	SCL "L" pulse width (Write)	7		ns	
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	
	Tshr	SCL "H" pulse width (Read)	60		ns	
	Tslr	SCL "L" pulse width (Read)	60		ns	
SDA	T <sub>SDS</sub>	Data setup time	10		ns	
(DIN)	T <sub>SDH</sub>	Data hold time	10		ns	
DOUT	T <sub>ACC</sub>	Access time	10	50	ns	For maximum CL=30pF
DOOT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI/IOVCC for Input signals.

### 6.3 Serial Interface Characteristics (4-Line Serial):




VDDI=1.65 to 3.3V, VDD=2.65 to 3.3V, GND=RGND=0V,  $Ta=25^{\circ}C$ 

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
	Tcss	Chip select setup time (write)	15		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns	
CSX	Tcss	Chip select setup time (read)	60		ns	
	Tscc	Chip select hold time (read)	65		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	40		ns	
	Tscycw	Serial clock cycle (Write)	16		ns	write command 9 data
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	7		ns	-write command & data
CCI	Tslw	SCL "L" pulse width (Write)	7		ns	ram
SCL	T <sub>SCYCR</sub>	Serial clock cycle (Read)	150		ns	road commond 0 data
	T <sub>SHR</sub>	SCL "H" pulse width (Read)	60		ns	-read command & data
	T <sub>SLR</sub>	SCL "L" pulse width (Read)	60		ns	ram
D/CX	T <sub>DCS</sub>	D/CX setup time	7		ns	
DICX	T <sub>DCH</sub>	D/CX hold time	7		ns	
SDA	Tsps	Data setup time	10		ns	
(DIN)	Тѕрн	Data hold time	10		ns	
DOLLT	T <sub>ACC</sub>	Access time	10	50	ns	For maximum CL=30pF
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI/IOVCC for Input signals.

#### 6.4 QSPI Interface Characteristics:




VDDI=1.65 to 3.3V, VDD=2.65 to 3.3V, GND=RGND=0V, Ta=25 $^{\circ}$ C

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T <sub>CSS</sub>	Chip select setup time (write)	15		ns	
	T <sub>CSH</sub>	Chip select hold time (write)	15		ns	
CSX	T <sub>CSS</sub>	Chip select setup time (read)	60		ns	
CSA	Tscc	Chip select hold time (read)	65		ns	
	т	Chin coloct "H" pulse width	40		ns	
	T <sub>CHW</sub>	Chip select "H" pulse width	200		ns	Note1
	Tscycw	Serial clock cycle (Write)	16		ns	
	T <sub>SHW</sub>	SCL "H" pulse width (Write)	7		ns	
SCL	T <sub>SLW</sub>	SCL "L" pulse width (Write)	7		ns	
SCL	Tscycr	Serial clock cycle (Read)	150		ns	
	Tshr	SCL "H" pulse width (Read)	60		ns	
	T <sub>SLR</sub>	SCL "L" pulse width (Read)	60		ns	
SDA	T <sub>SDS</sub>	Data setup time	7		ns	
(DIN)	T <sub>SDH</sub>	Data hold time	7		ns	
DOUT	T <sub>ACC</sub>	Access time	10	50	ns	For maximum CL=30pF
DOUT	Тон	Output disable time	15	50	ns	For minimum CL=8pF

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI/IOVCC for Input signals.

#### 6.5 Reset Timing Characteristics



VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30  $\sim$  70  $^{\circ}$ 


Related Pins	Symbol	Parameter	MIN	MAX	Unit
	TRW	Reset pulse duration	10	-	us
RESX	TRT	Reset cancel	-	5 (Note 1, 5)	ms
	IKI	Reset cancer		120 (Note 1, 6, 7)	ms

#### Notes:

- The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
  - 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
  - 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for
   120msec.

### 7. LCD Module Out-Going Quality Level

#### 7.1 VISUAL & FUNCTION INSPECTION STANDARD

#### 7.1.1 Inspection Conditions


Inspection performed under the following conditions is recommended.

Temperature: 25°C±5°C Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30-50cm



#### 7.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer

Zone D: IC Bonding Area

Note: As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

#### 7.1.3 Sampling Plan

According to GB/T 2828-2012, normal inspection, Class  $\rm II$  AQL:

Major Defect	Minor Defect
0.65	1.5

LCD: Liquid Crystal Display, LCM: Liquid Crystal Module,

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. etc	
2	Missing Missing components and etc		Major
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed, deformation and etc	
4	Color tone	Color unevenness, refer to limited sample	
5	Spot/Line defect	Light dot,Dim spot,(Note1) Polarizer Air Bubble, Polarizer accidented spot and etc.	Minor
6	Soldering appearance Good soldering , Peeling off is not allowed and etc.		
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

#### Note1:

- a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.
- b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

# 7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of ITO, T: Height of LCD	(1) The edge of LCD broken	X Y Z  Inner border line of the transfer of
		≤3.0mm
	(2)LCD corner broken	X         Y         Z           ≤3.0mm         ≤L         ≤T
	(3) LCD crack	Crack Not allowed

Spot defect

2.0

Φ=(X+Y)/2

 $_{\odot}$   $\,$  light dot (  $\,$  black/white spot , pinhole, stain,  $\,$  etc. )

Zone	Acceptable Qty					
Size (mm)	Α	В	С			
Ф≤0.15	Ignore					
0.15<Φ≤0.25	3(distance ≥ 6mm)	lar	aoro			
0.25<Φ≤0.4	2(distance ≧ 6mm)	Ignore				
Ф>0.4	0					

② Dim spot ( light leakage, dent, dark spot, etc )

Zone	Acceptable Qty				
Size (mm)	Α	В	С		
Ф≤0.15	Ignore				
0.15<Φ≤0.25	3( distance ≧ 6mm) Ignore				
0.25<Φ≤0.4	2( distance ≥ 6mm)	ig.i.e.			
Ф>0.4	0				

③ Polarizer accidented spot

Zone	A	cceptable Qty	
Size (mm)	Α	В	С
Ф≤0.2	Ignore		
0.2<Φ≤0.5	2( distance ≥ 6mm)		Ignore
Ф>0.5	0		

Zone		Acceptable Qt	у
Size (mm)	Α	В	С
Ф≤0.2	Ignore		
0.2<Φ≤0.4	3(distance≧6mm)		Ignore
Ф>0.4		)	,

3.0	LCD Pixel defect	D Pixel defect Pixel bad points			
		Item	Zone A	Acceptable Qty	
		Bright dot	Random	N≤2	
			2 dots adjacent	N≤0	
			3 dots adjacent	N≤0	
		Dark dot	Random	N≤2	
			2 dots adjacent	N≤0	
			3 dots adjacent	N≤0	
		Distance	<ol> <li>Minimum Distance Between Bright dots.</li> <li>Minimum Distance Between dark dots</li> <li>Minimum Distance Between dark and bright dot.</li> </ol>	5mm	
		Total bright and dark dot		N≤4	
		Note:			
		A) Bright dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.			
		B) Dark dot: Dots appear dark and unchanged in size in which			
		LCD panel is displaying under pure red, green, blue picture.			
		C) 2 dot adja Picture:	C) 2 dot adjacent = 1 pair = 2 dots Picture:		
		2 dot adja	cent 2 dot adjacent		
		2 dot adjacen	ut (vertical) 2 dot adjacent (	slant)	
		2 dot dajaoon	z dot adjacent (	oidi itj	

Product Specification

	Line defect (LCD				_	-
4.0	/Polarizer backlight	Width(mm)	Length(m	Acceptable Qty		
	black/white line,	vvidiri(mm)	m)	Α	В	С
	scratch, stain)	Ф≤0.03	Ignore	Ignore		
	Φ	0.03 <w≤0.04< td=""><td>L≤3.0</td><td colspan="2">N≤2 Ignor</td><td>Ignore</td></w≤0.04<>	L≤3.0	N≤2 Ignor		Ignore
	Ψ W W: width, L: length	0.04 <w≤0.05< td=""><td>L≤2.0</td><td>N≤1</td><td></td><td></td></w≤0.05<>	L≤2.0	N≤1		
	N : Count	W>0.05	Define as spot defect			
	Electronic Compo	Not allow missing parts, solderless connection, cold solder joint, mi smatch, The positive and negative polarity opposite				
5.0	nents SMT.					
6.0	Display color& Bri	Color: Measuring the color coordinates, The measurement stand ard according to the datasheet or samples.				
	ghtness.	Brightness: Measuring the brightness of White screen, The meas urement standard according to the datasheet or Samples.				
	LCD Mura/Waving	Not visible through 5% ND filter in 50% gray or judge by limit samp le if necessary.				
7.0	/	·				
	Hot spot					

#### Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

# 8. Reliability Test Result

Item	Condition	Inspection after test		
High Temperature Operating	+70°C, 96h			
Low Temperature Operating	-20°C, 96h			
High Temperature Storage	+80°C, 96h			
Low Temperature Storage	-30°C, 96h	Inspection after 2~4hours storage at room temperature, the sample		
High Temperature & High	+60°C, 90% RH ,96h			
Humidity Operating		shall be free from defects:		
Thermal Shock (Non-operation)	-10°C, 30 min ↔ +60°C, 30 min,	Air bubble in the LCD;		
memai onock (Non-operation)	Change time: 5min 20CYC.	2. Non-display;		
	C=150pF, R=330,5points/panel	3. Missing segments/line;		
ESD test	Air:±8kV, 5times; Contact:±6kV, 5 times;	4. Glass crack;		
	(Environment: 15°C~35°C, 30%~60%).	5. Current IDD is twice		
	Frequency range: 10~55Hz, Stroke:1.5mm	higher than initial value.		
Vibration (Non-operation)	Sweep:10Hz~55Hz~10Hz 2 hours for each			
	direction of X.Y.Z. (6 hours for total) (Package			
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)			

#### Remark:

- 1. The test samples should be applied to only one test item.
- 2. Sample size for each test item is 5~10pcs.
- 3. For Damp Proof Test, Pure water (Resistance >  $10M\Omega$ ) should be used.
- 4. In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5. Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
- 6. The color fading mura of polarizing filter should not care.

## 9. Cautions and Handling Precautions

#### 9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.

  Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.

  If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
  Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.

#### 9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0°C to 35°C and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module. In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.