
Display Elektronik GmbH

DATA SHEET

TFT MODULE

DEM 240320C1 VTH-PW

2,4“ transfl. TFT

Product Specification

Version: 0

18.10.2024

Revision History

[illegible]

Contents

1. Block Diagram..... 5

2. Outline dimension..... 6

3. Input terminal Pin Assignment..... 7

4. LCD Optical Characteristics 9

 4.1 Transmissive mode..... 9

 4.2 Reflective mode (Not driving the back light condition) 9

 5.1 Absolute Maximum Rating (Ta=25 VSS=0V) 12

 5.2 DC Electrical Characteristics..... 12

 5.3 LED Backlight Characteristics 13

6. AC Characteristic 15

 6.1 8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus..... 15

 6.2 Serial Interface Characteristics (3-line serial)..... 18

 6.3 Serial Interface Characteristics (4-line serial)..... 19

 6.4 RGB Interface Characteristics..... 20

 6.5 Reset Timing 22

7. LCD Module Out-Going Quality Level 24

 7.1 VISUAL & FUNCTION INSPECTION STANDARD 24

 7.1.1 Inspection conditions 24

 7.1.2 Definition..... 24

 7.1.3 Sampling Plan..... 25

 7.1.4 Criteria (Visual) 26

8. Reliability Test Result 30

9. Cautions and Handling Precautions 31

 9.1 Handling and Operating the Module..... 31

 9.2 Storage and Transportation. 31

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This module is composed of a transflective type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 2.4'TFT-LCD contains 240X320 pixels, and can display up to 65K/262K colors.


* Features

General Information Items	Specification	Unit	Note
	Main Panel		
Display area(AA)	36.72(H) *48.96(V) (2.4 inch)	mm	-
Driver element	TFT active matrix	-	-
Display colors	65K/262K	colors	-
Number of pixels	240(RGB)*320	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.153 (H) x 0.153 (V)	mm	-
Viewing angle	SUPER WIDE	o'clock	-
TFT Controller IC	ST7789V2	-	-
LCM Interface	8/9/16/18Bit MCU 3/4SPI+16/18Bit RGB Interface 3-line/4-line Serial	-	
Display mode	Transflective /Normally Black VA	-	-
Operating temperature	-20~+70	℃	-
Storage temperature	-30~+80	℃	-

* Mechanical Information


Item		Min.	Typ.	Max.	Unit	Note
Module size	Horizontal(H)		42.92		mm	-
	Vertical(V)		60.26		mm	-
	Depth(D)		2.45		mm	-
Weight			12		g	-

1. Block Diagram



2. Outline dimension



No.	Pin	Name
1	1X	YD
2	2Y	YD
3	3X	YL
4	4Y	YL
5	GND	
6	GND	
7	VCC	YD
8	VCC	YD
9	YVCC	
10	SDO	
11	D817	
12	D816	
13	D815	
14	D814	
15	D813	
16	D812	
17	D811	
18	D810	
19	D809	
20	D808	
21	D807	
22	D806	
23	D805	
24	D804	
25	D803	
26	D802	
27	D801	
28	D80	
29	D15SDA	
30	PCLK	
31	DE	
32	HSYNC	
33	VSYNC	
34	RD	
35	WR(SPI/PS)	
36	RSP(SPI/SCL)	
37	CS	
38	RESET	
39	IMO	
40	IM1	
41	IM2	
42	NC1	
43	LEDA	
44	NC	
45	LEDK	





NOTE: MCU interface SET for IM PINS.				
DB1	DB0	Interface Type	DB Pins in use	
0	0	DB1 Typ. 16-bit interface	DB07-DB00, DB08-DB01	
0	0	DB1 Typ. 8-bit interface	DB17-DB10	
0	1	DB1 Typ. 16-bit interface	DB17-DB00	
0	1	DB1 Typ. 8-bit interface	DB17-DB08	
1	0	3-WIRE 8-BIT SERIAL SERIAL interface.	SDA, SCL, CS	
1	1	4-WIRE 8-BIT SERIAL SERIAL interface.	SDA, SCL, CS, RS	

NOTE:

1. If not use PIN, fix to the GND ,IOVCC or NC.
2. If use RGB mode must select serial interface



Detail A3:1
FH26-45S-0.3SHW



NOTE:

- 1.1. DISPLAY TYPE: 2.4", TFT-LCD, 65K/262K COLORS
- 2.2. DISPLAY MODE: T/N NORMALLY BLACK
- 3.3. VIEWING DIRECTION: SUPER WIDE VIEWING ANGLE
4. LCM DRIVER IC: ST7789V2 (COG)

LCM Interface: 8/9/16/18BIT MCU

3/4SPI+16/18BIT RGB

5. VDD:3.3V(TYP.), IOVCC:1.8-3.3V

6. OPERATING TEMP: -20° C TO 70° C

STORAGE TEMP: -30°C TO 80°C
Z BACK LIGHT: LED WHITE 6 LED 20mA 16.2V~19.8V

8. ROHS COMPLIANT.

3. Input terminal Pin Assignment

NO.	SYMBOL	DISCRIPTION	I/O
1	XR/NC	Touch panel Right Glass Terminal	A/D
2	YD/NC	Touch panel Bottom Film Terminal	A/D
3	XL/NC	Touch panel Left Glass Terminal	A/D
4	YU/N	Touch panel Top Film Terminal	A/D
5	GND	Ground.	P
6	GND	Ground.	P
7	VCC	Supply voltage(3.3V).	I
8	VCC	Supply voltage(3.3V).	I
9	IOVCC	Power Supply for I/O System.	I
10	SDO	SPI interface output pin. -The data is output on the falling edge of the SCL signal. -If not used, let this pin open.	O
11-28	DB17-DB0	18-bit parallel bi-directional data bus for MCU system and RGB i nterface mode. Fix to GND level when not in use	I/O
29	DIN(SDA)	Serial input signal. The data is latched on the rising edge of the SCL signal. fix this pin at IOVCC or GND when not in use.	I/O
30	PCLK	Dot clock signal for RGB interface operation. Fix this pin at IOVCC or GND when not in use.	I
31	DE	Data enable signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
32	HSYNC	Line synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
33	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at IOVCC or GND when not in use.	I
34	RD	Read enable in 8080 MCU parallel interface. -If not used, please fix this pin at IOVCC or DGND.	I
35	WR(SPI-RS)	-Write enable in MCU parallel interface. - Display data/command selection pin in 4-line serial interface. - Second Data lane in 2 data lane serial interface. -If not used, please fix this pin at IOVCC or DGND.	I

36	RS(SPI-SCL)	-Display data/command selection pin in parallel interface. -This pin is used to be serial interface clock. RS='1': display data or parameter. RS='0': command data. -If not used, please fix this pin at IOVCC or DGND.	I
37	CS	Chip select input pin ("Low" enable). fix this pin at IOVCC or GND when not in use.	I
38	RESET	This signal will reset the device and must be applied to properly initialize the chip.	I
39	IM0	18-bit parallel bi-directional data bus for MCU system and RGB interface mode. Fix to GND level when not in use	I
40	IM1		
41	IM2		
42	NC	--	--
43	LEDA	Anode pin of backlight	P
44	NC	--	--
45	LEDK	Cathode pin OF backlight	P

4. LCD Optical Characteristics

4.1 Transmissive mode

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Transmittance(With Polarizer)		T%	--	--	2.0	--	%	
Contrast Ratio		CR	$\Theta=0$ Normal viewing angle	150	300	--		(1)(2)
Response time	Rising	T_{R+T_F}		--	25	50	msec	(1)(3)
	Falling							
Color gamut		S(%)		40	45		%	(1)
Color Filter Chromaticity	White	W_X		0.243	0.283	0.323		(1) (4) CA-310
		W_Y		0.269	0.309	0.349		
	Red	R_X		0.515	0.555	0.595		
		R_Y		0.295	0.335	0.375		
	Green	G_X		0.280	0.320	0.360		
		G_Y		0.512	0.552	0.592		
	Blue	B_X		0.113	0.153	0.193		
		B_Y		0.045	0.095	0.135		
Viewing angle	Hor.	Θ_L	CR>10	60	80	--		(1)(4)
		Θ_R		60	80	--		
	Ver.	Θ_U		60	80	--		
		Θ_D		60	80	--		
Option View Direction		SUPER WIDE						

4.2 Reflective mode (Not driving the back light condition)

Item		Symbol	Condition	Min.	Typ.	Max.	Unit.	Note
Reflection Ratio (With Polarizer)		$R(\theta = \phi = 0^\circ)$	--	--	7	--	%	
Reflective Contrast Ratio		$CR(\theta = 0^\circ)$	--	--	20	--		
Viewing angle	Hor.	Θ_L	$CR \geq 2$	--	45	--		
		Θ_R		--	45	--		
	Ver.	Θ_U		--	45	--		
		Θ_D		--	45	--		

*The data comes from the LCD specification.


Measuring Condition

Measuring surrounding : dark room
Ambient temperature : 25±2°C
15min. warm-up time.

Measuring Equipment

FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.


Note (1): Definition of Viewing Angle :




Note (2): Definition of Contrast Ratio(CR) :measured at the center point of panel

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

Note (3): Response Time



Note (4): Definition of optical measurement setup



5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VCC	-0.3	4.6	V
Supply Voltage (Logic)	IOVCC	-0.3	4.6	
Operating temperature	T _{OP}	-20	+70	°C
Storage temperature	T _{ST}	-30	+80	°C

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Note
Digital Supply Voltage	VCC	2.4	3.3	3.6	V	
Supply Voltage (Logic)	IOVCC	1.65	1.8	3.3		
Normal mode Current consumption	IDD	--	7	14	mA	
Level input voltage	V _{IH}	0.7 Iovcc		Iovcc	V	
	V _{IL}	GND		0.3Iovcc	V	
Level output voltage	V _{OH}	0.8 Iovcc		Iovcc	V	
	V _{OL}	GND		0.2 Iovcc	V	

5.3 LED Backlight Characteristics


The back-light system is edge-lighting type with 6 chips White LED

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Forward Current	I _F	15	20	--	mA	Constant current
Forward Voltage	V _F	16.2	--	19.8	V	
LCM Luminance	L _v	250	300	--	cd/m2	Note3
LED life time	Hr	--	50000	--	Hour	Note1,2
Uniformity	AVg	80	--	--	%	Note3

SNote (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition:


Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The “LED life time” is defined as the module brightness decrease to 50% original brightness at Ta=25℃ and IL=20mA. The LED lifetime could be decreased if operating IL is larger than 20mA. The constant current driving method is suggested.



BLU CIRCUIT DIAGRAM

NOTE 3: Luminance Uniformity of these 9 points is defined as below:



$$\text{Uniformity} = \frac{\text{minimum luminance in 9 points (1- 9)}}{\text{maximum luminance in 9 points (1- 9)}}$$

$$\text{Luminance} = \frac{\text{Total Luminance of 9 points}}{9}$$

6. AC Characteristic

6.1 8080 Series MCU Parallel Interface Characteristics: 18/16/9/8-bit Bus




Figure 1 Parallel Interface Timing Characteristics (8080-Series MCU Interface)

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25℃

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T _{AST}	Address setup time	0		ns	-
	T _{AHT}	Address hold time (Write/Read)	10		ns	
CSX	T _{CHW}	Chip select “H” pulse width	0		ns	-
	T _{CS}	Chip select setup time (Write)	15		ns	
	T _{RCS}	Chip select setup time (Read ID)	45		ns	
	T _{RCSFM}	Chip select setup time (Read FM)	355		ns	
	T _{CSF}	Chip select wait time (Write/Read)	10		ns	
	T _{CSH}	Chip select hold time	10		ns	
WRX	T _{WC}	Write cycle	66		ns	
	T _{WRH}	Control pulse “H” duration	15		ns	
	T _{WRL}	Control pulse “L” duration	15		ns	
RDX (ID)	T _{RC}	Read cycle (ID)	160		ns	When read ID data
	T _{RDH}	Control pulse “H” duration (ID)	90		ns	
	T _{RDL}	Control pulse “L” duration (ID)	45		ns	
RDX (FM)	T _{RCFM}	Read cycle (FM)	450		ns	When read from frame memory
	T _{RDHFM}	Control pulse “H” duration (FM)	90		ns	
	T _{RDLFM}	Control pulse “L” duration (FM)	355		ns	
D[17:0]	T _{DST}	Data setup time	10		ns	For CL=30pF

Sitronix Confidential The information contained herein is the exclusive property of Sitronix and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Sitronix.

	T_{DHT}	Data hold time	10		ns
	T_{RAT}	Read access time (ID)		40	ns
	T_{RATFM}	Read access time (FM)		340	ns
	T_{ODH}	Output disable time	20	80	ns

Table 4 8080 Parallel Interface Characteristics




Figure 2 Rising and Falling Timing for I/O Signal




Figure 3 Write-to-Read and Read-to-Write Timing

Note: The rising time and falling time (T_r , T_f) of input signal and fall time are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of V_{DDI} for Input signals.

6.2 Serial Interface Characteristics (3-line serial)




Figure 4 3-line serial Interface Timing Characteristics

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25℃

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	15		ns	
	T_{CSH}	Chip select hold time (write)	15		ns	
	T_{CSS}	Chip select setup time (read)	60		ns	
	T_{SCC}	Chip select hold time (read)	65		ns	
	T_{CHW}	Chip select "H" pulse width	40		ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	66		ns	
	T_{SHW}	SCL "H" pulse width (Write)	15		ns	
	T_{SLW}	SCL "L" pulse width (Write)	15		ns	
	T_{SCYCR}	Serial clock cycle (Read)	150		ns	
	T_{SHR}	SCL "H" pulse width (Read)	60		ns	
	T_{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA (DIN)	T_{SDS}	Data setup time	10		ns	
	T_{SDH}	Data hold time	10		ns	
DOUT	T_{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T_{OH}	Output disable time	15	50	ns	For minimum CL=8pF

Table 5 3-line serial Interface Characteristics

Note : The rising time and falling time (T_r , T_f) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

6.3 Serial Interface Characteristics (4-line serial)




Figure 5 4-line serial Interface Timing Characteristics

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25°C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	15		ns	
	T_{CSH}	Chip select hold time (write)	15		ns	
	T_{CSS}	Chip select setup time (read)	60		ns	
	T_{SCC}	Chip select hold time (read)	65		ns	
	T_{CHW}	Chip select "H" pulse width	40		ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	66		ns	-write command & data ram
	T_{SHW}	SCL "H" pulse width (Write)	15		ns	
	T_{SLW}	SCL "L" pulse width (Write)	15		ns	
	T_{SCYCR}	Serial clock cycle (Read)	150		ns	-read command & data ram
	T_{SHR}	SCL "H" pulse width (Read)	60		ns	
	T_{SLR}	SCL "L" pulse width (Read)	60		ns	
D/CX	T_{DCS}	D/CX setup time	10		ns	
	T_{DCH}	D/CX hold time	10		ns	
SDA (DIN)	T_{SDS}	Data setup time	10		ns	
	T_{SDH}	Data hold time	10		ns	
DOUT	T_{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T_{OH}	Output disable time	15	50	ns	For minimum CL=8pF

Table 6 4-line serial Interface Characteristics

Note : The rising time and falling time (T_r , T_f) of input signal are specified at 15 ns or less. Logic high and low levels are specified as

6.4 RGB Interface Characteristics




Figure 6 RGB Interface Timing Characteristics

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25℃

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	30	-	ns	
ENABLE	T _{ENS}	Enable Setup Time	25	-	ns	
	T _{ENH}	Enable Hold Time	25	-	ns	
DOTCLK	PWDH	DOTCLK High-level Pulse Width	60	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	60	-	ns	
	T _{CYCD}	DOTCLK Cycle Time	120	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	20	ns	
DB	T _{PDS}	PD Data Setup Time	50	-	ns	
	T _{PDH}	PD Data Hold Time	50	-	ns	

Table 7 18/16 Bits RGB Interface Timing Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	25	-	ns	
ENABLE	T _{ENS}	Enable Setup Time	25	-	ns	

Sitronix Confidential The information contained herein is the exclusive property of Sitronix and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Sitronix.

	T _{ENH}	Enable Hold Time	25	-	ns	
DOTCLK	PWDH	DOTCLK High-level Pulse Width	25	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	25	-	ns	
	T _{CYCD}	DOTCLK Cycle Time	55	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	10	ns	
DB	T _{PDS}	PD Data Setup Time	25	-	ns	
	T _{PDH}	PD Data Hold Time	25	-	ns	

Table 8 6 Bits RGB Interface Timing Characteristics

6.5 Reset Timing




Figure 7 Reset Timing

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=25 °C

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
				120 (Note 1, 6, 7)	ms


Table 9 Reset Timing

Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection also applies during a valid reset pulse as shown below:



5. When Reset applied during Sleep In Mode.

6. When Reset applied during Sleep Out Mode.

7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.


7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD


7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.

- Temperature : 25±5℃
- Humidity : 65%±10%RH
- Viewing Angle : Normal viewing Angle.
- Illumination: Single fluorescent lamp (300 to 700Lux)
- Viewing distance:30-50cm



7.1.2 Definition



- Zone A : Effective Viewing Area(Character or Digit can be seen)
 - Zone B : Viewing Area except Zone A
 - Zone C : Outside (Zone A+Zone B) which can not be seen after assembly by customer
 - Zone D : IC Bonding Area
- Note:As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer

7.1.3 Sampling Plan

According to GB/T 2828-2012 ; , normal inspection, Class II
AQL:




Major defect	Minor defect
0.65	1.5


LCD: Liquid Crystal Display , LCM: Liquid Crystal Module,


No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. etc...	Major
2	Missing	Missing components and etc...	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed,deformation and etc...	
4	Color tone	Color unevenness, refer to limited sample	Minor
5	Spot/Line defect	Light dot,Dim spot,(Note1) Polarizer Air Bubble, Polarizer accidented spot and etc.	
6	Soldering appearance	Good soldering , Peeling off is not allowed and etc.	
7	LCD/Polarizer	Black/White spot/line, scratch, crack, etc.	

Note1: a) Light dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.
b) Dim dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture.

7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack/Broken NOTE: X: Length Y: Width Z: Height L: Length of ITO, T: Height of LCD	(1) The edge of LCD broken	 <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>≤3.0mm</td><td><Inner border line of the seal</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	<Inner border line of the seal	≤T
	X	Y	Z					
	≤3.0mm	<Inner border line of the seal	≤T					
(2)LCD corner broken	 <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>≤3.0mm</td><td>≤L</td><td>≤T</td></tr></table>	X	Y	Z	≤3.0mm	≤L	≤T	
X	Y	Z						
≤3.0mm	≤L	≤T						
(3) LCD crack	 Crack Not allowed							

2.0	Spot defect	① light dot (black/white spot , pinhole, stain, etc.)			
					
	$\Phi=(X+Y)/2$				
		② Dim spot (light leakage、dent、dark spot, etc)			
		③ Polarizer accidented spot			
		④Polarizer Bubble			

3.0	LCD Pixel defect	Pixel bad points <table><tr><th>Item</th><th>Zone A</th><th>Acceptable Qty</th></tr><tr><td rowspan="3">Bright dot</td><td>Random</td><td>N≤2</td></tr><tr><td>2 dots adjacent</td><td>N≤0</td></tr><tr><td>3 dots adjacent</td><td>N≤0</td></tr><tr><td rowspan="3">Dark dot</td><td>Random</td><td>N≤2</td></tr><tr><td>2 dots adjacent</td><td>N≤0</td></tr><tr><td>3 dots adjacent</td><td>N≤0</td></tr><tr><td>Distance</td><td>1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.</td><td>5mm</td></tr><tr><td colspan="2">Total bright and dark dot</td><td>N≤4</td></tr></table> Note: A) Bright dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern. B) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue picture. C) 2 dot adjacent = 1 pair = 2 dots Picture:  2 dot adjacent  2 dot adjacent (vertical)  2 dot adjacent  2 dot adjacent (slant)	Item	Zone A	Acceptable Qty	Bright dot	Random	N≤2	2 dots adjacent	N≤0	3 dots adjacent	N≤0	Dark dot	Random	N≤2	2 dots adjacent	N≤0	3 dots adjacent	N≤0	Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm	Total bright and dark dot		N≤4
Item	Zone A	Acceptable Qty																							
Bright dot	Random	N≤2																							
	2 dots adjacent	N≤0																							
	3 dots adjacent	N≤0																							
Dark dot	Random	N≤2																							
	2 dots adjacent	N≤0																							
	3 dots adjacent	N≤0																							
Distance	1. Minimum Distance Between Bright dots. 2. Minimum Distance Between dark dots 3. Minimum Distance Between dark and bright dot.	5mm																							
Total bright and dark dot		N≤4																							

4.0	Line defect (LCD /Polarizer backlight black/white line, scratch, stain)  W: width, L : length N : Count	Width(mm)	Length(m m)	Acceptable Qty			
				A	B	C	
		$\Phi\leq0.03$	Ignore	Ignore			Ignore
		$0.03<W\leq0.04$	$L\leq3.0$	$N\leq2$			
		$0.04<W\leq0.05$	$L\leq2.0$	$N\leq1$			
		$W>0.05$	Define as spot defect				
5.0	Electronic Components SMT.	Not allow missing parts, solderless connection, cold solder joint, mismatch, The positive and negative polarity opposite					
6.0	Display color& Brightness.	1. Color: Measuring the color coordinates, The measurement standard according to the datasheet or samples. 2. Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples.					
7.0	LCD Mura/Waving/ Hot spot	Not visible through 5% ND filter in 50% gray or judge by limit sample if necessary.					

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed

8. Reliability Test Result

Item	Condition	Inspection after test
High Temperature Operating	70°C,96H	Inspection after 2~4hours storage at room temperature, the sample shall be free from defects: 1.Air bubble in the LCD; 2.Non-display; 3.Missing segments/line; 4.Glass crack; 5.Current IDD is twice higher than initial value.
Low Temperature Operating	-20°C, 96HRS	
High Temperature Storage	80°C, 96HR	
Low Temperature Storage	-30°C, 96HR	
High Temperature & High Humidity Operating	+60°C, 90% RH ,96 hours.	
Thermal Shock (Non-operation)	-10°C,30 min ↔ +60°C,30 min, Change time:5min 20CYC.	
ESD test	C=150pF, R=330,5points/panel Air:±8KV, 5times; Contact:±6KV, 5 times; (Environment: 15°C~35°C, 30%~60%).	
Vibration (Non-operation)	Frequency range:10~55Hz, Stroke:1.5mm Sweep:10Hz~55Hz~10Hz 2 hours for each direction of X.Y.Z. (6 hours for total) (Package condition).	
Box Drop Test	1 Corner 3 Edges 6 faces,80cm(MEDIUM BOX)	

Remark:

- 1.The test samples should be applied to only one test item.
- 2.Sample size for each test item is 5~10pcs.
- 3.For Damp Proof Test, Pure water(Resistance > 10MΩ) should be used.
- 4.In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judged as a good part.
- 5.Failure Judgment Criterion: Basic Specification, Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.
6. The color fading mura of polarizing filter should not care.

9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

(1) When the module is assembled, it should be attached to the system firmly.

Do not warp or twist the module during assembly work.

(2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.

(3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.

(4) Do not allow drops of water or chemicals to remain on the display surface.

If you have the droplets for a long time, staining and discoloration may occur.

(5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.

(6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.

Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.

(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.

(8) Protect the module from static; it may cause damage to the CMOS ICs.

(9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.

(10) Do not disassemble the module.

(11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.

(12) Pins of I/F connector shall not be touched directly with bare hands.

(13) Do not connect, disconnect the module in the "Power ON" condition.

9.2 Storage and Transportation.

(1) Do not leave the panel in high temperature, and high humidity for a long time.

It is highly recommended to store the module with temperature from 0 to 35 °C and relative humidity of less than 70%

(2) Do not store the TFT-LCD module in direct sunlight.

(3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.

(4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.

In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.

(5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.